Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    86TSOP2 Search Results

    86TSOP2 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    k4s283232

    Abstract: K4S283232E TSOP SDRAM
    Text: K4S283232E-T CMOS SDRAM 4Mx32 SDRAM E-die TSOP Revision 1.0 May. 2003 Rev. 1.0 May. 2003 K4S283232E-T CMOS SDRAM Revision History Revision 1.0 May 14. 2003 • First spec release. Rev. 1.0 May. 2003 K4S283232E-T CMOS SDRAM 1M x 32Bit x 4 Banks SDRAM in 86TSOP2


    Original     		K4S283232E-T 4Mx32 32Bit 86TSOP2 200us. k4s283232 K4S283232E TSOP SDRAM PDF

    Z04B

    Abstract: MR27V6441L MARK Z04D MR27V6441L-xxxMP Z04D 48TSOP2 ST03
    Text: OKI Semiconductor MR27V6441L PEDR27V6441L-02-03 Issue Date: April 4, 2005 Preliminary 64M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27V6441L is a 64 Mbit Production Programmed Read-Only Memory, which is configured as 67,108,864 word × 1-bit. The MR27V6441L supports a simple read operation using a single 3.3V power supply


    Original     		MR27V6441L PEDR27V6441L-02-03 MR27V6441L 33MHz 20MHz 42SOJ 48BGA 28SOP Z04B MARK Z04D MR27V6441L-xxxMP Z04D 48TSOP2 ST03 PDF

    300b tube

    Abstract: 90-FBGA-11 165-FBGA-1517 48-TSOP1-1220F 44-TSOP2-400BF-Lead-Free SAMSUNG MCP dram 0X13 SAMSUNG MCP 153 tray bga 64
    Text: Samsung Proprietary [ Shipping Quantity Information ] As of 2004-03-02 Divide DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM DRAM


    Original     		FBGA-11 24-SOJ-300 -SOJ-300 -TSOP2-300AF -SOJ-300B 28-SOJ-300 28-SOJ-300A 28-SOJ-400 300b tube 90-FBGA-11 165-FBGA-1517 48-TSOP1-1220F 44-TSOP2-400BF-Lead-Free SAMSUNG MCP dram 0X13 SAMSUNG MCP 153 tray bga 64 PDF

    Z04B

    Abstract: MARK Z04D
    Text: FEDR27T1641L-02-H1 ＯＫＩ Semiconductor MR27T1641L This version : Feb.28, 2005 Previous version: -.- 8M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27T1641L is a 16 Mbit Production Programmed Read-Only Memory, which is configured as


    Original     		FEDR27T1641L-02-H1 MR27T1641L MR27T1641L 30MHz 20MHz 42SOJ 48BGA 28SOP Z04B MARK Z04D PDF

    Untitled

    Abstract: No abstract text available
    Text: Advance Information Synch. MROM KM23SV64205T 2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 x32 : CA0 ~ CA8 (x16)


    Original     		KM23SV64205T 2Mx32 33MHz 50MHz 66MHz 83MHz 100MHz 50MHz 86-TSOP2-400) PDF

    Untitled

    Abstract: No abstract text available
    Text: Advance Information Synch. MROM K3S7V2000M-TC 2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 x32 : CA0 ~ CA8 (x16)


    Original     		K3S7V2000M-TC 2Mx32 33MHz 50MHz 66MHz 83MHz 100MHz 50MHz PDF

    Z04B

    Abstract: MARK Z04D
    Text: OKI Semiconductor MR27V1641L FEDR27V1641L-02-H1 Issue Date: April 21, 2006 16M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27V1641L is a 16 Mbit Production Programmed Read-Only Memory, which is configured as 16,777,216 word × 1-bit. The MR27V1641L supports a simple read operation using a single 3.0V or 3.6V power


    Original     		MR27V1641L FEDR27V1641L-02-H1 MR27V1641L 30MHz 20MHz 42SOJ 48BGA 28SOP Z04B MARK Z04D PDF

    Z04B

    Abstract: MARK Z04D Z04D so-8 mark a18 MR27V3241L 40DIP 48TSOP2 CODE z04a
    Text: OKI Semiconductor MR27V3241L FEDR27V3241L-02-H2 Issue Date: April 4, 2005 32M x 1–Bit Serial Production Programmed ROM P2ROM GENERAL DESCRIPTION The MR27V3241L is a 32 Mbit Production Programmed Read-Only Memory, which is configured as 33,554,432 word × 1-bit. The MR27V3241L supports a simple read operation using a single 3.3V power supply


    Original     		MR27V3241L FEDR27V3241L-02-H2 MR27V3241L 50MHz 20MHz 42SOJ 48BGA 28SOP Z04B MARK Z04D Z04D so-8 mark a18 40DIP 48TSOP2 CODE z04a PDF

    KM432S2030C

    Abstract: No abstract text available
    Text: KM432S2030C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.1 March 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.1 Mar. '99 KM432S2030C CMOS SDRAM Revision History


    Original     		KM432S2030C 32bit KM432S2030C-Z 125MHz 86-TSOP2-400F KM432S2030C PDF

    K3S7V2000M-TC

    Abstract: K3S7V2000M-TC10 K3S7V2000M-TC12 K3S7V2000M-TC15 K3S7V2000M-TC20 K3S7V2000M-TC30 RA12
    Text: K3S7V2000M-TC Synch. MROM 64M-Bit 4Mx16 /2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 (x32): CA0 ~ CA8 (x16)


    Original     		K3S7V2000M-TC 64M-Bit 4Mx16 /2Mx32) 33MHz 50MHz 66MHz 83MHz 100MHz K3S7V2000M-TC K3S7V2000M-TC10 K3S7V2000M-TC12 K3S7V2000M-TC15 K3S7V2000M-TC20 K3S7V2000M-TC30 RA12 PDF

    KM432S2030C

    Abstract: No abstract text available
    Text: KM432S2030C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.3 June 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.3 Jun. '99 KM432S2030C CMOS SDRAM Revision History


    Original     		KM432S2030C 32bit KM432S2030C-7/8 21ns/20ns 67ns/68ns KM432S2030C-6 11CLK) 10CLK) KM432S2030C PDF

    K4S643232C

    Abstract: K4S643232
    Text: K4S643232C CMOS SDRAM 512K x 32Bit x 4 Banks Synchronous DRAM FEATURES GENERAL DESCRIPTION • • • • The K4S643232C is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG′s high performance CMOS technology. Synchronous design allows precise cycle control with the


    Original     		K4S643232C 32Bit K4S643232C 86-TSOP2-400F K4S643232 PDF

    Untitled

    Abstract: No abstract text available
    Text: KM23SV32205T Synch. MROM 1M x32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Switchable organization 2,097,152 x 16 word mode / 1,048,576 x 32(double word mode) • All inputs are sampled at the rising edge of the system clock


    Original     		KM23SV32205T 33MHz 50MHz 66MHz 86TSOP2 KM23SV32205T 86-TSOP2-400) PDF

    Untitled

    Abstract: No abstract text available
    Text: K4S643232E-TI/P CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Industrial Temperature Revision 1.0 January 2001 Samsung Electronics reserves the right to change products or specification without notice. -1- Rev. 1.0 Jan. 2001 K4S643232E-TI/P


    Original     		K4S643232E-TI/P 32bit 86-TSOP2-400F PDF

    Untitled

    Abstract: No abstract text available
    Text: K4S643232E CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.0 October 2000 Samsung Electronics reserves the right to change products or specification without notice. -1- Rev. 1.0 Oct. 2000 K4S643232E CMOS SDRAM Revision History


    Original     		K4S643232E 32bit K4S643232E-40/55/7C K4S643232E-45 86-TSOP2-400F PDF

    K4S643232C

    Abstract: No abstract text available
    Text: K4S643232C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.1 November 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.1 Nov. '99 K4S643232C CMOS SDRAM Revision History


    Original     		K4S643232C 32bit KM432S2030CT-G/F K4S643232C-TC/TL K4S643232C 86-TSOP2-400F PDF

    AR19

    Abstract: KM23SV32205T-15 KM23SV32205T-20 KM23SV32205T-30 RA12
    Text: KM23SV32205T Synch. MROM 1M x32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Switchable organization 2,097,152 x 16 word mode / 1,048,576 x 32(double word mode) • All inputs are sampled at the rising edge of the system clock


    Original     		KM23SV32205T 33MHz 50MHz 66MHz 86TSOP2 AR19 KM23SV32205T-15 KM23SV32205T-20 KM23SV32205T-30 RA12 PDF

    KM23SV32205T-15

    Abstract: KM23SV32205T-20 KM23SV32205T-30 RA12
    Text: Preliminary Synch. MROM KM23SV32205T 1M x32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Switchable organization 2,097,152 x 16 word mode / 1,048,576 x 32(double word mode)


    Original     		KM23SV32205T 33MHz 50MHz 66MHz 86-TSOP2-400 62MAX KM23SV32205T-15 KM23SV32205T-20 KM23SV32205T-30 RA12 PDF

    KM23SV64205T-10

    Abstract: KM23SV64205T-12 KM23SV64205T-20 RA12
    Text: Advance Information Synch. MROM KM23SV64205T 2Mx32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL compatible with multiplexed address • Address: Row address: RA0 ~ RA12 Column address: CA0 ~ CA7 x32 : CA0 ~ CA8 (x16)


    Original     		KM23SV64205T 2Mx32 33MHz 50MHz 66MHz 83MHz 100MHz 50MHz KM23SV64205T-10 KM23SV64205T-12 KM23SV64205T-20 RA12 PDF

    Untitled

    Abstract: No abstract text available
    Text: KM432S2030C CMOS SDRAM 2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL Revision 1.0 March 1999 Samsung Electronics reserves the right to change products or specification without notice. -1- REV. 1.0 Mar. '99 KM432S2030C CMOS SDRAM Revision History


    Original     		KM432S2030C 32bit KM432S2030C-Z 125MHz KM432S2030C-7 115MHz KM432S2030C-8 86-TSOP2-400F PDF

    54TSOP2

    Abstract: No abstract text available
    Text: PACKAGE DIMENSIONS CMOS DRAM PLASTIC THIN S M A LL OUT-LINE P A C K A G E TYPE II 44TSOP2-400F Unit : Millimeters #44 fl RFi fl ñR T lf HöHHb #1 0.005'to.oai & -M A X 1.20 18.41«o.io 0.725 «00S4 .y 0.047 1.00»o.io 0.039* 0 .00« TTnOTTOTPTÜTOOTÜ ,0 .605'


    OCR Scan     		44TSOP2-400F 50-TSOP2-400F 54-TSOP2-400F 86-TSOP2-400F 54TSOP2 PDF

    em 288

    Abstract: No abstract text available
    Text: KM432S2030C CMOS SDRAM 2M X 32 SDRAM 512K X 32bit X 4 Banks Synchronous DRAM LVTTL Revision 1.3 June 1999 Samsung Electronics reserves the right to change products or specification without notice. REV. 1.3 Jun. '99 H £ c w .a m c s KM432S2030C CMOS SDRAM


    OCR Scan     		KM432S2030C 32bit KM432S2030C-7/8 ns/20ns 67ns/68ns KM432S2030C-6 11CLK) em 288 PDF

    44-SOP-600

    Abstract: 86-TSOP2-400 44-TSOP2-400
    Text: PACKAGE DIMENSIONS 32-DIP-600 #32 #17 n n n n n n n n n n n n n n n n 13.60± o.2q 0.535±o.eoe y o O o i_ I L J ' U U L 1 U U D L 3 U U U U U #1 UT_J #16 0 -1 5 ° 243 n kí »i ELECTRONICS Un* : mm/inch 244 ELECTRONICS 80INWU3313 ELECTRONICS s Pic» « Il


    OCR Scan     		32-DIP-600 80INWU3313 44-TSOP2-400 41tfl S3JN0U13313 10MAX 70-SSOP-500 86-TSOP2-400 44-SOP-600 86-TSOP2-400 44-TSOP2-400 PDF

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Synch. MROM KM23SV32205T 1M x32 Synchronous MASKROM FEATURES GENERAL DESCRIPTION • JEDEC standard 3.3V power supply • LVTTL com patible with m ultiplexed address • Sw itchable organization 2,097,152 x 16 word mode / The KM 23SV32205T is a synchronous high bandwidth mask


    OCR Scan     		KM23SV32205T 23SV32205T 50MHz PDF