XC2V80 Search Results

XC2V80 Price and Stock

Filter by Manufacturer


AMD XC2V80-5FG256I IC FPGA 120 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V80-5FG256I	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V80-6FGG256C IC FPGA 120 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V80-6FGG256C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V80-4FGG256C IC FPGA 120 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V80-4FGG256C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V80-4CSG144I IC FPGA 92 I/O 144CSBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V80-4CSG144I	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V80-5CSG144C IC FPGA 92 I/O 144CSBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V80-5CSG144C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now

Find more XC2V80 price and stock on Findchips.com

XC2V80 Datasheets (145)

Part	Manufacturer	Description	Datasheet Type	PDF
XC2V80	Xilinx		Original	PDF
XC2V8000	Xilinx		Original	PDF
XC2V8000	Xilinx	(XC2Vxxx) Virtex-II Platform FPGAs: Complete Data Sheet	Original	PDF
XC2V8000-4BF957C	Xilinx	Virtex-II 1.5V Field-Programmable Gate Array	Original	PDF
XC2V8000-4BF957C	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V8000-4BF957I	Xilinx	Virtex-II 1.5V Field-Programmable Gate Array	Original	PDF
XC2V8000-4BF957I	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V8000-4FF1152C	Xilinx	FPGA 80000000 SYSTEM GATE 1.5 VOLT	Original	PDF
XC2V8000-4FF1152C	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V8000-4FF1152I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 824 I/O 1152FCBGA	Original	PDF
XC2V8000-4FF1152I	Xilinx	8,000,000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF
XC2V8000-4FF1152I	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V8000-4FF1517C	Xilinx	FPGA 80000000 SYSTEM GATE 1.5 VOLT	Original	PDF
XC2V8000-4FF1517C	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF

XC2V8000-4FF1517I	Xilinx	8,000,000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF
XC2V8000-4FF1517I	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V8000-4FF1517I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 1108 I/O 1517FCBGA	Original	PDF
XC2V8000-4FFG1152C	Xilinx	XC2V8000-4FFG1152C	Original	PDF
XC2V8000-4FFG1152C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 824 I/O 1152FCBGA	Original	PDF
XC2V8000-4FFG1152I	Xilinx	XC2V8000-4FFG1152I	Original	PDF

...

XC2V80 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
K103-K Abstract: 684 k 100 XC2V80 XC2V8000 XC2V40 XC2V1500 XC2V2000 XC2V4000 XC2V10000 Text: Xilinx FPGAs Virtexª, Virtex-II, Virtex-E and Virtex-EM FPGAs Continued Virtex-II Family (Continued) FPGA Package Options and User I/O FG IOBs XC2V40 XC2V80 XC2V250 XC2V500 XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 XC2V10000 896 Ñ	Original	XC2V40 XC2V80 XC2V250 XC2V500 XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 K103-K 684 k 100 XC2V8000 XC2V10000	PDF
verilog code for slave SPI with FPGA Abstract: XC3S50 XC2V80 Text: Run-time programmable master or slave mode operation SPI_MS Serial Peripheral Interface Master/Slave Xilinx Core High bit rates Bit rates generated in Master mode: ÷2, ÷4, ÷8, ÷10, ÷12, …, ÷512 of the system clock Bit rates supported in slave mode: fSCK ≤ fSYSCLK ÷4	Original	64x18 XC3S50-5 XC3S100E-5 XC2V80-6 XC4VLX15-12 XC5VLX30-3 verilog code for slave SPI with FPGA XC3S50 XC2V80	PDF
LVDSEXT-25 Abstract: 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25 Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.9 November 29, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or	Original	DS031-2 LVCMOS33 LVCMOS25 DS031-1, DS031-3, DS031-4, DS031-2, LVDSEXT-25 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25	PDF
SPARTAN XC2S50 Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed	Original	XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A	PDF
BLVDS-25 Abstract: LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000 Text: Xilinx Virtex-II Series FPGAs and RocketPHY Physical Layer Transceivers Transceiver Blocks 992 88 120 200 264 432 528 624 720 912 1104 1108 Chip Scale Packages CS – wire-bond chip-scale BGA (0.8 mm ball spacing) 144 8 88 92 FF896 92 8 FF1152 BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)	Original	FF896 FF1152 FF11486 10Gbps BLVDS-25 LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000	PDF
H16550 Abstract: xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7 Text: H16550 - Universal Asynchronous Receiver/Transmitter with FIFOs April 5, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Core documentation EDIF Netlist; VHDL Source RTL Design File Formats available at extra cost	Original	H16550 xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7	PDF
OTU1 Abstract: XIP2174 Paxonet Communications OC48 ISE4 OTN testbench Text: STS48 OTN Framer/Digital Wrapper CC381 July 9, 2002 Product Specification AllianceCORE Facts Provided with Core Documentation User Guide, Design Guide EDIF netlist Design File Formats Constraints File cc381.ucf Testbench, test scripts Verification Tool	Original	STS48 CC381) cc381 OTU1 XIP2174 Paxonet Communications OC48 ISE4 OTN testbench	PDF
SRL16E Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM Text: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com	Original	XIP2004 SRL16E SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM	PDF
8250 uart block diagram Abstract: 8250 uart block diagram UART using VHDL fifo generator xilinx spartan synchronous fifo design in verilog XILINX FIFO UART asynchronous fifo vhdl xilinx fifo design in verilog MC8250 xilinx fifo 9.3 Text: MC-XIL-UART Asynchronous Communications Core May 20, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core 0HPHF&RUH Documentation Design File Formats Verification TM Product Line 9980 Huennekens Street San Diego, CA 92121	Original		PDF
Untitled Abstract: No abstract text available Text: R DS087 v2.1 March 10, 2003 System ACE MPM Solution Preliminary Product Specification Summary • • • • • • • System-level, high capacity, preconfigured solution for Virtex Series FPGAs, Virtex-II Series Platform FPGAs, and Spartan™ FPGAs	Original	DS087 XCCACEM16-BG388I XCCACEM32-BG388I XCCACEM64-BG388I 388-pin XCCACEM16BG388I XCCACEM32BG388I XCCACEM64BG388I	PDF
XC2V1000 Pin-out Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates	Original	DS031-1 18-Kbit 18-bige. XC2V1500 FG676 FF1152, FF1517, BF957 DS031-3, DS031-1, XC2V1000 Pin-out Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500	PDF
LM3874-Adj Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746 Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源管理解決方案 . . 3-19 適用於 FPGA 的高速接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23	Original	OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746	PDF
datasheet transistor said horizontal tt 2222 Abstract: interface of rs232 to UART in VHDL xc9500 80C31 instruction set apple ipad schematic drawing 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic apple ipad Apple iPad 2 panasonic inverter dv 700 manual TT 2222 Horizontal Output Transistor pins out Text: Virtex-II Platform FPGA User Guide UG002 v2.2 5 November 2007 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the	Original	UG002 datasheet transistor said horizontal tt 2222 interface of rs232 to UART in VHDL xc9500 80C31 instruction set apple ipad schematic drawing 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic apple ipad Apple iPad 2 panasonic inverter dv 700 manual TT 2222 Horizontal Output Transistor pins out	PDF
LM3874-Adj Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400 Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25	Original	O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400	PDF

XC2V80 Abstract: XCV300E XCV1000E Text: Reference Software Software Solutions Version 3 Development Systems Quick Reference Guide Xilinx development systems give you the speed you need. With the initial release of our version 3 solutions, Xilinx place-and-route times are as fast as two minutes for our 200,000-gate XC2S200 Spartan -II device, and 30 minutes for our one-million-gate,	Original	000-gate XC2S200 XCV1000E XC2V80 XCV50E XCV50 XC9500 XC4000E/L XC4000XL/XLA XC4020 XCV300E	PDF
xilinx vhdl code for floating point square root Abstract: multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR Text: R Using the CORE Generator System Introduction This section on the Xilinx CORE Generator System and the Xilinx Intellectual Property IP Core offerings is provided as an overview of products that facilitate the Virtex-II design process. For more detailed and complete information, consult the CORE Generator	Original	XC2V1000-4 UG002 xilinx vhdl code for floating point square root multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR	PDF
vhdl code for DCM Abstract: vhdl code direct digital synthesizer digital clock verilog code Text: R Using Global Clock Networks Introduction Virtex-II devices support very high frequency designs and thus require low-skew advanced clock distribution. With device density up to 10 million system gates, numerous global clocks are necessary in most designs. Therefore, to provide a uniform and portable	Original	XC2V40 XC2V8000 UG002 vhdl code for DCM vhdl code direct digital synthesizer digital clock verilog code	PDF
PC44 Abstract: SO20 VQ44 XC17V00 XC18V00 XC2VP20 XC2VP30 XC2VP40 Text: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v5.0 April 5, 2004 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for	Original	XC18V00 DS026 XC18V04 XC18V02, XC18V01 XC18V512, PC44 SO20 VQ44 XC17V00 XC2VP20 XC2VP30 XC2VP40	PDF
Z-44 MOSFET Abstract: mosfet z-44 mosfet Z-44 datasheet VHDL audio codec yu 153 PL110 z-44 C-15 Mictor pinout CT926 Future scope of UART using Verilog Text: Integrator /IM-LT3 Interface Module User Guide Copyright 2005, 2006 ARM Limited. All rights reserved. ARM DUI 0216B Integrator/IM-LT3 User Guide Copyright © 2005, 2006 ARM Limited. All rights reserved. Release Information Description Issue Confidentiality	Original	0216B Z-44 MOSFET mosfet z-44 mosfet Z-44 datasheet VHDL audio codec yu 153 PL110 z-44 C-15 Mictor pinout CT926 Future scope of UART using Verilog	PDF
wireless encrypt Abstract: BF957 Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.1 December 6, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates	Original	DS031 18-Kbit wireless encrypt BF957	PDF
XCF04S Abstract: xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb Text: 47 Platform Flash In-System Programmable Configuration PROMs R DS123 v2.13.1 April 3, 2008 Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • ♦ 3.3V Supply Voltage Low-Power Advanced CMOS NOR Flash Process	Original	DS123 XCF04S xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb	PDF
xcf16pfs Abstract: Xilinx XCF04S XCF01S XC2V80 DS026 Text: Platform Flash In-System Programmable Configuration PROMs R DS123 v2.3 May 7, 2004 Preliminary Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • Low-Power Advanced CMOS FLASH Process • Endurance of 20,000 Program/Erase Cycles	Original	DS123 xcf16pfs Xilinx XCF04S XCF01S XC2V80 DS026	PDF
XC3S250E design guide Abstract: csb 485 E2 Text: <BL Blue> R DS123 v2.11 February 1, 2007 Platform Flash In-System Programmable Configuration PROMs Product Specification Features • • In-System Programmable PROMs for Configuration of Xilinx FPGAs ♦ • 3.3V supply voltage Low-Power Advanced CMOS NOR FLASH Process	Original	DS123 LVCMOS25 XC3S250E design guide csb 485 E2	PDF
xc18v02 Date Marking Abstract: XC18V04 XC18V02 XC18V128 XC18V04VQ44C xilinx SO20 MARKING CODE XC18V01VQ44C XC18V01pc20c marking XC18V01SO20C XC18V00 Text: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v3.10 April 17, 2003 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for	Original	XC18V00 DS026 XC2S400E XC2S600E xc18v02 Date Marking XC18V04 XC18V02 XC18V128 XC18V04VQ44C xilinx SO20 MARKING CODE XC18V01VQ44C XC18V01pc20c marking XC18V01SO20C	PDF

Privacy Settings

XC2V80 Search Results

XC2V80 Price and Stock

AMD XC2V80-5FG256I

AMD XC2V80-6FGG256C

AMD XC2V80-4FGG256C

AMD XC2V80-4CSG144I

AMD XC2V80-5CSG144C

XC2V80 Datasheets (145)

XC2V80 Datasheets Context Search

K103-K

verilog code for slave SPI with FPGA

LVDSEXT-25

SPARTAN XC2S50

BLVDS-25

H16550

OTU1

SRL16E

8250 uart block diagram

Untitled

XC2V1000 Pin-out

LM3874-Adj

datasheet transistor said horizontal tt 2222

LM3874-Adj

XC2V80

xilinx vhdl code for floating point square root

vhdl code for DCM

PC44

Z-44 MOSFET

wireless encrypt

XCF04S

xcf16pfs

XC3S250E design guide

xc18v02 Date Marking