AFS600-FG256
Abstract: zo 103 ma 75 607 A54 ZENER flashpro3 schematic mark AT0 Unipolar PC atx 400 P4 power supply diagram zener Diode B23 PQ208 QN108 QN180
Text: Preliminary v1.7 Actel Fusion Mixed-Signal FPGAs Family with Optional ARM® Support Features and Benefits – Frequency: Input 1.5–350 MHz, Output 0.75–350 MHz Low Power Consumption High-Performance Reprogrammable Flash Technology • • • • • Single 3.3 V Power Supply with On-Chip 1.5 V Regulator
|
Original
|
PDF
|
130-nm,
128-Bit
AFS600-FG256
zo 103 ma 75 607
A54 ZENER
flashpro3 schematic
mark AT0
Unipolar PC atx 400 P4 power supply diagram
zener Diode B23
PQ208
QN108
QN180
|
A54 ZENER
Abstract: AFS600-FG256 mark AT0 QN108 CORE8051 bipolar ROM
Text: v2.0 Actel Fusion Family of Mixed-Signal FPGAs Features and Benefits In-System Programming ISP and Security High-Performance Reprogrammable Flash Technology Advanced Digital I/O • • • • • Secure ISP with 128-Bit AES via JTAG • FlashLock® to Secure FPGA Contents
|
Original
|
PDF
|
128-Bit
130-nm,
A54 ZENER
AFS600-FG256
mark AT0
QN108
CORE8051
bipolar ROM
|
XQR4VSX55-10CF1140V
Abstract: XQR4VSX55 CF1140 XQR4VFX140-10CF1509V XQR4VSX55-10CF1140 CF1144 XQR4VFX140-10CF1509 XtremeDSP XQR4VFX60-10CF1144 xqr4vlx200
Text: R Space-Grade Virtex-4QV Family Overview DS653 v2.0 April 12, 2010 Product Specification General Description The Virtex -4QV family of space-grade, radiation-tolerant FPGAs meets the requirements of space applications that demand high-performance as well as control capabilities. For years, the only solution available to customers with highperformance space applications were ASICs with long development and fabrication times as well as high NREs. Now,
|
Original
|
PDF
|
DS653
XQR4VSX55-10CF1140V
XQR4VSX55
CF1140
XQR4VFX140-10CF1509V
XQR4VSX55-10CF1140
CF1144
XQR4VFX140-10CF1509
XtremeDSP
XQR4VFX60-10CF1144
xqr4vlx200
|
XC5VLX50T-1FFG665C
Abstract: ff1156 VIRTEX-5 DDR2 controller FFG1156 VIRTEX-5 DDR PHY Virtex-5 Ethernet development Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220
Text: R DS100 v5.0 February 6, 2009 Virtex-5 Family Overview Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice
|
Original
|
PDF
|
DS100
36-Kbit
UG197)
UG200)
UG194)
XC5VLX50T-1FFG665C
ff1156
VIRTEX-5 DDR2 controller
FFG1156
VIRTEX-5 DDR PHY
Virtex-5 Ethernet development
Virtex-5 LXT Ethernet
DSP48E
SRL16
XC5VLX220
|
LCMXO1200
Abstract: mini lvds decode 256-FTBGA AEC-Q100 LCMXO2280 LCMXO256 LCMXO640 MACHXO IEEE1532 JTAG MINI LATTICE
Text: 最も多能 な不 揮発 性P L D MachXO ファミリ 低ロジック規模のアプリケーション用に最適化 不揮発性で何度でも再構成可能なプログラマブル・ ロジックデバイス PLD のMachXO ファミリは、こ
|
Original
|
PDF
|
271I/O
IEEE1149
20MHz
100TQFP
256ftBGA
100TQFPLCMXO6401200
1-800-LATTICE
I0176GJ
LCMXO1200
mini lvds decode
256-FTBGA
AEC-Q100
LCMXO2280
LCMXO256
LCMXO640
MACHXO
IEEE1532
JTAG MINI LATTICE
|
ieee 1532 ISP
Abstract: act c13 106 39p p2n60 C2063N B1661 FPBGA w2681 ax can 180 39p F1671 AC212
Text: TM ispXPLD 5000MX Family 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family August 2004 Data Sheet • Expanded In-System Programmability ispXP™ Features • Instant-on capability • Single chip convenience • In-System Programmable via IEEE 1532
|
Original
|
PDF
|
5000MX
300MHz
betw8MV-75FN256I
LC5768MV-75FN484I
LC51024MV-75FN484I
LC51024MV-75FN672I
TN1000)
TN1003)
ieee 1532 ISP
act c13 106 39p
p2n60
C2063N
B1661
FPBGA
w2681
ax can 180 39p
F1671
AC212
|
a51 ZENER DIODE
Abstract: transistor 2n2222 bipolar ROM EQUIVALENCES TRANSISTOR LIST ProASIC3 lvds yl 1060
Text: Revision 3 Fusion Family of Mixed Signal FPGAs Features and Benefits In-System Programming ISP and Security • ISP with 128-Bit AES via JTAG • FlashLock Designed to Protect FPGA Contents High-Performance Reprogrammable Flash Technology • • • •
|
Original
|
PDF
|
130-nm,
128-Bit
a51 ZENER DIODE
transistor 2n2222
bipolar ROM
EQUIVALENCES TRANSISTOR LIST
ProASIC3 lvds
yl 1060
|
Untitled
Abstract: No abstract text available
Text: TM ispXPLD 5000MX Family 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family October 2004 Data Sheet Features • Expanded In-System Programmability ispXP™ • Instant-on capability • Single chip convenience • In-System Programmable via IEEE 1532
|
Original
|
PDF
|
5000MX
300MHz
LC5768MV-75FN484I
LC51024MV-75FN484I
LC51024MV-75FN672I
TN1000)
TN1003)
TN1031)
|
Untitled
Abstract: No abstract text available
Text: TM ispXPLD 5000MX Family 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family November 2004 Data Sheet • Expanded In-System Programmability ispXP™ Features • Instant-on capability • Single chip convenience
|
Original
|
PDF
|
5000MX
300MHz
LC5768MV-75FN484I
LC51024MV-75FN484I
LC51024MV-75FN672I
TN1000)
TN1003)
TN1031)
|
Untitled
Abstract: No abstract text available
Text: LOW-COST NON-VOLATILE INFINITELY RECONFIGURABLE PLD MachXO Family Crossover Programmable Logic Devices The MachXO family of non-volatile, infinitely reconfigurable Programmable Logic Devices PLDs is designed for applications traditionally implemented using
|
Original
|
PDF
|
1-800-LATTICE
I0176A
|
XC2V1000 Pin-out
Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500
Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates
|
Original
|
PDF
|
DS031-1
18-Kbit
18-bige.
XC2V1500
FG676
FF1152,
FF1517,
BF957
DS031-3,
DS031-1,
XC2V1000 Pin-out
Virtex-II
MAKING A10 BGA
matrix m21
IEEE1532
XC2V1000
XC2V250
XC2V40
XC2V500
|
VIRTEX-4
Abstract: Virtex-4 datasheet Virtex-4 SF363 FFG676 DS112 DSP48 sf363 PPC405 XC4VLX100 XC4VLX15
Text: ` R Virtex-4 Family Overview DS112 v3.0 September 28, 2007 Product Specification General Description Combining Advanced Silicon Modular Block (ASMBL ) architecture with a wide variety of flexible features, the Virtex™-4 Family from Xilinx greatly enhances programmable logic design capabilities, making it a powerful alternative to ASIC
|
Original
|
PDF
|
DS112
DS302)
XC4VFX40
FF676
XC4VLX40,
XC4VLX60,
XC4VSX25,
XC4VSX35,
VIRTEX-4
Virtex-4 datasheet
Virtex-4 SF363
FFG676
DS112
DSP48
sf363
PPC405
XC4VLX100
XC4VLX15
|
RD-172
Abstract: M6 transistor gaa 716 IO127NDB7V1 IO32PDB1V1 flashpro3 equivalent ZO 607 A3PE600
Text: v2.0 ProASIC 3E Flash Family FPGAs ® with Optional Soft ARM® Support Features and Benefits Pro Professional I/O High Capacity • • • 600 k to 3 Million System Gates 108 to 504 kbits of True Dual-Port SRAM Up to 616 User I/Os Reprogrammable Flash Technology
|
Original
|
PDF
|
130-nm,
64-Bit
128-Bit
RD-172
M6 transistor
gaa 716
IO127NDB7V1
IO32PDB1V1
flashpro3
equivalent ZO 607
A3PE600
|
equivalent ZO 607
Abstract: JESD 201 class 1A crystal k 1058 mosfet
Text: Advanced v0.8 Fusion Family of Mixed-Signal Flash FPGAs ® with Optional Soft ARM Support Features and Benefits Low Power Consumption High-Performance Reprogrammable Flash Technology • • • • • • Advanced 130-nm, 7-Layer Metal, Flash-Based CMOS Process
|
Original
|
PDF
|
130-nm,
32-Bit
12-Bit
equivalent ZO 607
JESD 201 class 1A crystal
k 1058 mosfet
|
|
DS1009J
Abstract: 16J3 TN1137 dsp-219 TN1141 LVCMOS25
Text: Aug. 2012 LatticeXP2 データシート LatticeXP2 ファミリ・データシート DS1009J Version 01.8b, August 2012 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders.
|
Original
|
PDF
|
DS1009J
7k10k
TN1139,
TN1144
TN1220
csBGA144
16J3
TN1137
dsp-219
TN1141
LVCMOS25
|
Untitled
Abstract: No abstract text available
Text: Revision 2 Extended Temperature Fusion Family of Mixed Signal FPGAs Features and Benefits • Extended Temperature Tested • Each Device Tested from –55°C to 100°C Junction Temperature High-Performance Reprogrammable Flash Technology • • • • Advanced 130-nm, 7-Layer Metal, Flash-Based CMOS Process
|
Original
|
PDF
|
130-nm,
32-Bit
12-Bit
|
A2F060
Abstract: No abstract text available
Text: Revision 10 SmartFusion Customizable System-on-Chip cSoC Microcontroller Subsystem (MSS) • • • • • • • • • • • • Hard 100 MHz 32-Bit ARM Cortex -M3 – 1.25 DMIPS/MHz Throughput from Zero Wait State Memory – Memory Protection Unit (MPU)
|
Original
|
PDF
|
32-Bit
A2F060
|
23p y9
Abstract: n9484 aa c21 100 39p
Text: TM ispXPLD 5000MX Family 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family May 2003 Data Sheet • Expanded In-System Programmability ispXP™ Features • Instant-on capability • Single chip convenience • In-System Programmable via IEEE 1532
|
Original
|
PDF
|
5000MX
5000MV
LC5512MV
LC5512MV-75Q208I
LC5512MV-75F256I
LC5512MV-75F484I
TN1000)
TN1003)
23p y9
n9484
aa c21 100 39p
|
fed board 512 812
Abstract: No abstract text available
Text: TM ispXPLD 5000MX Family 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family July 2002 Advance Data Sheet • Expanded In-System Programmability ispXP™ Features • Instant-on capability • Single chip convenience
|
Original
|
PDF
|
5000MX
TN1000)
TN1003)
TN1031)
TN1030)
TN1026)
fed board 512 812
|
Z27 TRW
Abstract: CAT Z27 TRW Ternary CAM
Text: TM ispXPLD 5000MX Family 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family May 2003 Data Sheet • Expanded In-System Programmability ispXP™ Features • Instant-on capability • Single chip convenience • In-System Programmable via IEEE 1532
|
Original
|
PDF
|
5000MX
5000MV
LC5512MV
LC5512MV-75Q208I
LC5512MV-75F256I
LC5512MV-75F484I
TN1000)
TN1003)
Z27 TRW
CAT Z27 TRW
Ternary CAM
|
9p marking
Abstract: No abstract text available
Text: TM ispXPLD 5000MX Family 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family December 2004 Data Sheet • Expanded In-System Programmability ispXP™ Features • Instant-on capability • Single chip convenience
|
Original
|
PDF
|
5000MX
TN1000)
TN1003)
TN1031)
TN1030)
TN1026)
9p marking
|
Untitled
Abstract: No abstract text available
Text: Advanced v0.6 ProASIC 3 Flash Family FPGAs ® with Optional Soft ARM® Support Features and Benefits • High Capacity • • • • • • • 30 k to 1 Million System Gates Up to 144 kbits of True Dual-Port SRAM Up to 300 User I/Os Reprogrammable Flash Technology
|
Original
|
PDF
|
130-nm,
64-Bit
A3P030)
|
wireless encrypt
Abstract: BF957
Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.1 December 6, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates
|
Original
|
PDF
|
DS031
18-Kbit
wireless encrypt
BF957
|
South Bridge ALI M1535
Abstract: XC2VP30-FF896 Xilinx XC2VP30-FF896 ali m1535 M1535 ALi M1535D XC2VP30FF896 M1535D manual ALi M1535D us power supply atx 250w schematic
Text: ML310 User Guide Virtex-II Pro Embedded Development Platform UG068 v1.1.5 February 1, 2007 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,
|
Original
|
PDF
|
ML310
UG068
South Bridge ALI M1535
XC2VP30-FF896
Xilinx XC2VP30-FF896
ali m1535
M1535
ALi M1535D
XC2VP30FF896
M1535D
manual ALi M1535D
us power supply atx 250w schematic
|