Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XCV150 Search Results

    SF Impression Pixel

    XCV150 Price and Stock

    AMD XCV150-6FG256C

    IC FPGA 176 I/O 256FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV150-6FG256C Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    AMD XCV150-5FG256I

    IC FPGA 176 I/O 256FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV150-5FG256I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    AMD XCV150-5BG256I

    IC FPGA 180 I/O 256BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV150-5BG256I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    AMD XCV150-4FG456I

    IC FPGA 260 I/O 456FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV150-4FG456I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    AMD XCV150-4PQ240I

    IC FPGA 166 I/O 240QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV150-4PQ240I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    XCV150 Datasheets (106)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XCV150 Xilinx Original PDF
    XCV150-4BG256C Xilinx Virtex 2.5V field programmable gate array. Original PDF
    XCV150-4BG256C Xilinx 150000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4BG256C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 180 I/O 256PBGA Original PDF
    XCV150-4BG256I Xilinx Virtex 2.5V field programmable gate array. Original PDF
    XCV150-4BG256I Xilinx 150000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4BG256I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 180 I/O 256PBGA Original PDF
    XCV150-4BG352C Xilinx Virtex 2.5V field programmable gate array. Original PDF
    XCV150-4BG352C Xilinx 150000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4BG352C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 260 I/O 352MBGA Original PDF
    XCV150-4BG352I Xilinx Virtex 2.5V field programmable gate array. Original PDF
    XCV150-4BG352I Xilinx 150000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4BG352I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 260 I/O 352MBGA Original PDF
    XCV150-4BGG256C Xilinx XCV150-4BGG256C - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4BGG256I Xilinx XCV150-4BGG256I - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4BGG352C Xilinx XCV150-4BGG352C - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4BGG352I Xilinx XCV150-4BGG352I - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4FG256C Xilinx 150000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV150-4FG256C Xilinx Virtex 2.5V field programmable gate array. Original PDF
    XCV150-4FG256C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 176 I/O 256FBGA Original PDF

    XCV150 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    "Dual-Port RAM"

    Abstract: EP20K100 EP20K100E XCV150 Mitsui
    Text: 800.0 Measured Power Consumption mW 700.0 Altera APEX EP20K100 600.0 % 0% 30 s!! 3 ss es e L L Xilinx Virtex XCV150 Power Comparison 500.0 % 6% 26 s!! 2 ss es e L L 400.0 % 4% 24 s!! 2 ss es Le L 300.0 200.0 % 4% 54 s!! 5 ss es Le L 100.0 0.0 165 16-Bit Counters


    Original
    EP20K100 XCV150 16-Bit EP20K100 XCV150 M-SS-APEXPWER-01 "Dual-Port RAM" EP20K100E Mitsui PDF

    K80 2 GATE

    Abstract: XC17S40PD8C xc17s10xlvo8i XC17S150APD8I XCS100XL XC17S30XLPD8C XC17S100APD8C XC17S200APD8C XC220 520 K130
    Text: Xilinx PROMs and FPGAs Configuration PROMs Continued XC1700E and XC1700L Series Compatible PROMs (Continued) Virtex FPGA and Compatible PROMs Device XCV50 XCV100 XCV150 XCV200 XCV300 XCV400 XCV600 XCV800 XCV1000 Configuration Bits Compatible PROM 559,200


    Original
    XC1700E XC1700L XCV50 XCV100 XCV150 XCV200 XCV300 XCV400 XCV600 XCV800 K80 2 GATE XC17S40PD8C xc17s10xlvo8i XC17S150APD8I XCS100XL XC17S30XLPD8C XC17S100APD8C XC17S200APD8C XC220 520 K130 PDF

    XAPP130

    Abstract: verilog code for routing table XCV800 XC4000X XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400
    Text: APPLICATION NOTE  Using the Virtex Block SelectRAM+ XAPP130 October 16, 1998 Version 1.0 13* Advance Application Note Summary The Virtex FPGA Series provides dedicated blocks of on-chip 4096 bit dual-port synchronous RAM. You can use each port of the block SelectRAM+


    Original
    XAPP130 verilog code for routing table XCV800 XC4000X XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400 PDF

    FPGA Virtex 6 pin configuration

    Abstract: Virtex CS144 TQ144 XCV100 XCV150 XCV200 XCV300 XCV50 xapp151
    Text: Virtex 2.5 V Field Programmable Gate Arrays R 3 Architectural Description The output buffer and all of the IOB control signals have independent polarity controls. VersaRing The Virtex architecture also includes the following circuits that connect to the GRM.


    Original
    DS003-1, DS003-2, DS003-3, DS003-4, DS003-2 FPGA Virtex 6 pin configuration Virtex CS144 TQ144 XCV100 XCV150 XCV200 XCV300 XCV50 xapp151 PDF

    xilinx pq-160

    Abstract: xcs20 316 SO8 XC95 XC95144XL XC95144XL prom XC1700 XC4000XV XC40110XV XC40150XV
    Text: Device Selection Guide 384 600 864 1,176 1,536 2,400 3,456 4,704 6,144 1,536 2,400 3,456 4,704 6,144 9,600 13,824 18,816 24,576 180 196 260 284 324 404 500 510 510 see note 2 Total CLBs Total CLBs Total Flip-Flops Max. I/O Package 196 400 576 1,024 1,024


    Original
    PDF

    XC2064

    Abstract: XC4028XLA verilog code for fir filter new ieee programs in vhdl and verilog SCR FIR 3 D XC3090 XC4005 XC4005XL XC5210 XC8106
    Text: CORE Generator System User Guide V1.5.2i XACT, XC2064, XC3090, XC4005, XC5210, XC8106, XC-DS-501, FPGA Architect, FPGA Foundry, LogiCORE, Timing Wizard, and Trace are registered trademarks of Xilinx. All XC-prefix product designations, AllianceCore, Alliance Series, BITA, CLC,


    Original
    XC2064, XC3090, XC4005, XC5210, XC8106, XC-DS-501, XC4028EX PG299 XC2064 XC4028XLA verilog code for fir filter new ieee programs in vhdl and verilog SCR FIR 3 D XC3090 XC4005 XC4005XL XC5210 XC8106 PDF

    SCHEMATIC DIAGRAM OF POWER SAVER DEVICE

    Abstract: diode zener nt 9838 Keller AG am3 socket pinout AT-610 XILINX vhdl code REED SOLOMON NORTEL OC-12 A26 zener w9 0780 specifications for multiplexer of nortel
    Text: Editorial contact: Ann Duft Xilinx, Inc. 408 879-4726 publicrelations@xilinx.com Kathy Keller Oak Ridge Public Relations (408) 253-5042 kathy.keller@oakridge.com Product Marketing contact: Bruce Jorgens Xilinx, Inc. (408) 879-5236 bruce.jorgens@xilinx.com


    Original
    1998--Dramatically SCHEMATIC DIAGRAM OF POWER SAVER DEVICE diode zener nt 9838 Keller AG am3 socket pinout AT-610 XILINX vhdl code REED SOLOMON NORTEL OC-12 A26 zener w9 0780 specifications for multiplexer of nortel PDF

    4258h

    Abstract: XC95216XL software engineering 1-877-XLX-CLASS hp 6263 nec d 882 p datasheet online ups service manual 4036X series 740 software sol 20 Package XILINX
    Text: R Release Document Alliance Series 2.1i Release Notes and Installation Guide July 1999 Read This Before Installation Alliance Series 1.5 Install and Release Document Xilinx Development System Alliance Series 2.1i Release Notes and Installation Guide Introduction


    Original
    PDF

    XC9572PC44

    Abstract: XC9572-PC44 XCS20XL PQ208 XCS20 PQ208 XC9536-PC44 Xilinx jtag cable Schematic XC95144 PQ100 interfacing cpld xc9572 with keyboard 6552 XC4010XL PQ160
    Text: R Release Document Foundation Series 2.1i Installation Guide and Release Notes July 1999 Read This Before Installation Foundation Series 2.1i Installation Guide and Release Notes R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Timing Wizard, TRACE,


    Original
    XC2064, XC3090, XC4005, XC5210, XC-DS501 95/98/NT, XC4000 XC9572PC44 XC9572-PC44 XCS20XL PQ208 XCS20 PQ208 XC9536-PC44 Xilinx jtag cable Schematic XC95144 PQ100 interfacing cpld xc9572 with keyboard 6552 XC4010XL PQ160 PDF

    XAPP151

    Abstract: virtex user guide 1999 XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50 XCV600
    Text: Virtex Configuration Architecture Advanced Users’ Guide R XAPP151 September 30,1999 Version 1.2 Application Note by Steve Kelem Summary The Virtex architecture supports powerful new configuration modes, including partial reconfiguration. These mechanisms are designed to give


    Original
    XAPP151 32-bit virtex user guide 1999 XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50 XCV600 PDF

    chipscope manual

    Abstract: MultiLINX XC2064 Parallel Cable III 11290
    Text: R ChipScope Software and ILA Cores User Manual 0401884 v2.0 December 15, 2000 Software v2001.1 ChipScope Software and ILA Cores User Manual — 0401884 v2.0 Printed in U.S.A. ChipScope Software and ILA Cores User Manual — 0401884 v2.0 R The Xilinx logo shown above is a registered trademark of Xilinx, Inc.


    Original
    v2001 XC2064, XC3090, XC4005, XC5210, XC-DS501 chipscope manual MultiLINX XC2064 Parallel Cable III 11290 PDF

    B15-B0

    Abstract: XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50 XCV600 XCV800
    Text: Dual Port Block RAM July 17, 1998 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: coregen@xilinx.com URL: www.xilinx.com Features • • • • • • • • Supports data widths up to 512 bits


    Original
    PDF

    sprom 8 pins dip

    Abstract: XC4036EX XC1765EL XQ1701LCC44B XC17256EPC20I HW-130 XC1700 XC1700E xc17128epd XC1736E
    Text: XC1700E Family of Serial Configuration PROMs R December 7, 1998 Version 1.4 8* Product Specification Features Description • The XC1700 family of serial configuration PROMs (SPROMs) provides an easy-to-use, cost-effective method for storing Xilinx FPGA configuration bitstreams.


    Original
    XC1700E XC1700 XC17128E/EL XC17256E/EL XC4000XLA XC4000XV sprom 8 pins dip XC4036EX XC1765EL XQ1701LCC44B XC17256EPC20I HW-130 xc17128epd XC1736E PDF

    intel 865 MOTHERBOARD pcb CIRCUIT diagram

    Abstract: datasheet str 5707 str 5707 vhdl code for 8-bit parity checker xcs20-tq144 up board exam date sheet 2012 symbol elektronika standard american CD 5888 pin configuration of 7486 IC GENIUS MOUSE CONTROLLER
    Text: Xilinx PCI Data Book R , XILINX, XACT, XC2064, XC3090, XC4005, XC-DS501, FPGA Archindry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Plus Logic, Plustran, P+, Timing Wizard, and TRACE are registered trademarks of Xilinx, Inc. , all XC-prefix product designations, XACTstep, XACTstep Advanced, XACTstep Foundry, XACT-Floorplanner, XACTPerformance, XAPP, XAM, X-BLOX, X-BLOX plus, XChecker, XDM, XDS, XEPLD, XPP, XSI, Foundation Series, AllianceCORE, BITA, Configurable Logic Cell, CLC, Dual Block, FastCLK, FastCONNECT, FastFLASH, FastMap, HardWire,


    Original
    XC2064, XC3090, XC4005, XC-DS501, intel 865 MOTHERBOARD pcb CIRCUIT diagram datasheet str 5707 str 5707 vhdl code for 8-bit parity checker xcs20-tq144 up board exam date sheet 2012 symbol elektronika standard american CD 5888 pin configuration of 7486 IC GENIUS MOUSE CONTROLLER PDF

    SRL16E

    Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM
    Text: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com


    Original
    XIP2004 SRL16E SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM PDF

    LM3874-Adj

    Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746
    Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源 管理解決方案 . . 3-19 適用於 FPGA 的高速 接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23


    Original
    OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746 PDF

    XAPP137

    Abstract: FPGA Virtex 6 pin configuration XAPP138 CF75h XAPP132 XAPP139 XC4000 XC4000X XC4000XLA XCV50
    Text: Application Note: Virtex Series Virtex FPGA Series Configuration and Readback R XAPP138 v2.5 November 5, 2001 Summary This application note is offered as complementary text to the configuration section of the Virtex data sheet. It is strongly recommended that the Virtex data sheets be reviewed prior to


    Original
    XAPP138 XCV1000 XAPP137 FPGA Virtex 6 pin configuration XAPP138 CF75h XAPP132 XAPP139 XC4000 XC4000X XC4000XLA XCV50 PDF

    RF2703

    Abstract: look-up table sine cosine phase accumulator quant 74hc540a PQFP240 731m AN0001 GR-253-CORE PM5342 74HC540S fpga based Numerically Controlled Oscillator
    Text: PM5342 SPECTRA-155 PRELIMINARY REFERENCE DESIGN PMC-990798 ISSUE 1 SPECTRA-155 DS3 DESYNCHRONIZER PM5342 SPECTRA-155 SPECTRA-155 DS3 DESYNCHRONIZER REFERENCE DESIGN PRELIMINARY ISSUE 1: AUGUST 1999 PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE


    Original
    PM5342 SPECTRA-155 PMC-990798 SPECTRA-155 PM5342 RF2703 look-up table sine cosine phase accumulator quant 74hc540a PQFP240 731m AN0001 GR-253-CORE 74HC540S fpga based Numerically Controlled Oscillator PDF

    Untitled

    Abstract: No abstract text available
    Text: HXILINX Virtex 2,5 ¥ Field Programmable Gate Arrays N ovem ber 9, 1998 Version 1.1 - AD VAN C E P roduct S pecification Features • • • • • • Fast, high-density Field-P rogram m able Gate Arrays - D ensities from 50 k to 1M system gates - System perform ance up to 200 MHz


    OCR Scan
    BG432 BG352 HQ240 FG600 FG680 XCV300-6PQ240C PDF

    Untitled

    Abstract: No abstract text available
    Text: f lX IL IN X Virtex 2.5 V Field Programmable Gate Arrays November 9 ,1 9 9 8 Version 1.1 - ADVAN CE Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan
    66-MHz 16-bit 32-bit ReV600 XCV800 XCV1000 XCV300-6PQ240C PDF

    Untitled

    Abstract: No abstract text available
    Text: £ XILINX Virtex 2.5 V Field Programmable Gate Arrays February 16, 1999 Version 1.3 Advance Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan
    66-MHz 16-bit 32-bit XCV400 XCV600 XCV800 XCV1000 XCV300 PDF

    Untitled

    Abstract: No abstract text available
    Text: V ir te x 2 .5 V £ XILINX Field Programmable Gate Arrays May 13, 1999 Version 1.5 Advance Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan
    66-MHz 16-bit 32-bit Regis00 XCV1000 XCV300 FG680 PDF

    XC1700E

    Abstract: XC17128EV08I XQ1701LS020N XC1701-PD8C XC17128EPD8C xilinx 8 pin dip package dimensions XC17512LS020C
    Text: £ XILINX XC1700E Family of Serial Configuration PROMs December 7, 1998 Version 1.4 Product Specification Features Description • The XC1700 family of serial configuration PROMs (SPROMs) provides an easy-to-use, cost-effective method for storing Xilinx FPGA configuration bitstreams.


    OCR Scan
    XC1700E XC17128E/EL XC17256E/EL XC4000EX/XL/XLA/XV 20-pin Progra65 5M-1982. MD-047 XC17128EV08I XQ1701LS020N XC1701-PD8C XC17128EPD8C xilinx 8 pin dip package dimensions XC17512LS020C PDF

    XC1736ES08C

    Abstract: XC17256EV08I XC17128EV08I XC1765ES08C XC17256EV08C XC17128EV08C XC1736ES08I XC1765ES08I XC1701LS020C XC1736EV08I
    Text: £ XILINX XC1700E Family of Serial Configuration PROMs December 7, 1998 Version 1.4 Product Specification Features Description • The XC1700 family of serial configuration PROMs (SPROMs) provides an easy-to-use, cost-effective method for storing Xilinx FPGA configuration bitstreams.


    OCR Scan
    XC17128E/EL XC17256E/EL XC4000EX/XL/XLA/XV 20-pin Programming985 5M-1982. MD-047 84-PIN XC1736ES08C XC17256EV08I XC17128EV08I XC1765ES08C XC17256EV08C XC17128EV08C XC1736ES08I XC1765ES08I XC1701LS020C XC1736EV08I PDF