Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CS144 Search Results

    SF Impression Pixel

    CS144 Price and Stock

    Nihon Dempa Kogyo Co Ltd CS14439-76.8M

    CRYSTAL WITH THERMISTOR 76.8MHZ
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CS14439-76.8M Cut Tape 2,891 1
    • 1 $2.19
    • 10 $1.888
    • 100 $1.6295
    • 1000 $1.40808
    • 10000 $1.40808
    		Buy Now
    CS14439-76.8M Digi-Reel 2,891 1
    • 1 $2.19
    • 10 $1.888
    • 100 $1.6295
    • 1000 $1.40808
    • 10000 $1.40808
    		Buy Now

    Apex Tool Group LLC CS144

    SCREWDRIVER,1/4"X4",SLOTTED
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CS144 Bulk 3
    • 1 -
    • 10 $8.02
    • 100 $8.02
    • 1000 $8.02
    • 10000 $8.02
    		Buy Now

    OMRON Industrial Automation TCS-1440-OP

    HNDHD BC RDR 2.8"NEAR RS232PLC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey TCS-1440-OP Bulk 1
    • 1 $241.24
    • 10 $241.24
    • 100 $241.24
    • 1000 $241.24
    • 10000 $241.24
    		Buy Now
    RS TCS-1440-OP Bulk 1
    • 1 $226.66
    • 10 $215.33
    • 100 $215.33
    • 1000 $215.33
    • 10000 $215.33
    		Get Quote

    Samtec Inc BCS-144-F-D-DE

    PASS-THROUGH SOCKET STRIP, 0.100
    Free Sample
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey BCS-144-F-D-DE Bulk 1
    • 1 $21.03
    • 10 $21.03
    • 100 $21.03
    • 1000 $21.03
    • 10000 $21.03
    		Buy Now

    AMD XCV50E-6CS144I

    IC FPGA 94 I/O 144CSBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV50E-6CS144I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more CS144 price and stock on Findchips.com

    CS144 Datasheets (12)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CS144-01TG Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS144-01TGE Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS144-01TLGH Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS144-02TG Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS144-03TG Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS144-29TG Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS144-30GG Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS144-45TG Advanced Interconnections 144 POS MOLDED PGA SOCKET Original PDF
    CS1444H1F Fiber Optic Center LTF Armored Cable Original PDF
    CS1444H1M Fiber Optic Center LTR Loose Tube Riser Cable Original PDF
    CS1444M1A Fiber Optic Center LTM Standard Outdoor Cable Original PDF
    CS1444M1X Fiber Optic Center LTR Chemical Resistant Cable Original PDF

    CS144 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    FF1152

    Abstract: UG002 BG728 BF957 FG676 led flip-chip CS144 FG256 BGA Package
    Text: R Chapter 4: PCB Design Considerations Package Specifications This section contains specifications for the following Virtex-II packages: 426 • "CS144 Chip-Scale BGA Package 0.80 mm Pitch " on page 427 • "FG256 Fine-Pitch BGA Package (1.00 mm Pitch)" on page 428


    Original     		FG256 FG456 FG676 BG575 BG728 FF896 FF1152 FF1517 CS144 UG002 UG002 BF957 led flip-chip BGA Package PDF

    CS144

    Abstract: No abstract text available
    Text: R Chip Scale BGA CS144 Package PK015 (v1.0) June 1, 2000 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.


    Original     		CS144) PK015 CS144 PDF

    FF1152

    Abstract: FG256 BF957
    Text: R Package Specifications This section contains specifications for the following Virtex-II packages: 450 • "CS144 Chip-Scale BGA Package 0.80 mm Pitch " on page 451 • "FG256 Fine-Pitch BGA Package (1.00 mm Pitch)" on page 452 • "FG456 Fine-Pitch BGA Package (1.00 mm Pitch)" on page 453


    Original     		CS144 FG256 FG456 FG676 BG575 BG728 FF896 FF1152 FF1517 BF957 PDF

    PK084

    Abstract: CS144 xilinx CS144 144 bga 144-BALL CSG144
    Text: R Laminate Chip Scale BGA CS144/CSG144 Package PK084 (v1.1) May 31, 2006 144-BALL LAMINATE CHIP SCALE BGA, 0.80MM PITCH (CS144/CSG144) 144-BALL LAMINATE CHIP SCALE BGA, 0.80MM PITCH (CS144/CSG144) 2005, 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.


    Original     		CS144/CSG144) PK084 144-BALL /CSG144) PK084 CS144 xilinx CS144 144 bga CSG144 PDF

    XC2V1000

    Abstract: XC2V1000 Pin-out IO-L93N XC2V80 XC2V40 XC2V250 XC2V500
    Text: R Pinout Information Introduction This section describes the pinouts for Virtex-II devices in the following packages: • • • • • CS144: wire-bond chip-scale ball grid array BGA of 0.80 mm pitch FG256, FG456, and FG676: wire-bond fine-pitch BGA of 1.00 mm pitch


    Original     		CS144: FG256, FG456, FG676: FF896, FF1152, FF1517: BG575 BG728: BF957: XC2V1000 XC2V1000 Pin-out IO-L93N XC2V80 XC2V40 XC2V250 XC2V500 PDF

    CSG144

    Abstract: CS144
    Text: R Chip Scale BGA CS144/CSG144 Package PK015 (v1.2) June 25, 2004 2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.


    Original     		CS144/CSG144) PK015 CSG144 CS144 PDF

    CSG144

    Abstract: CS144
    Text: R Flex Tape Chip Scale BGA CS144/CSG144 Package PK015 (v1.3) January 15, 2007 2004-2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.


    Original     		CS144/CSG144) PK015 CSG144 CS144 PDF

    CS144

    Abstract: No abstract text available
    Text: Chip Scale Package - CS144 September 28, 1998 Version 1.0 10-33


    Original     		CS144 CS144 PDF

    BF957

    Abstract: UG002
    Text: R Pinout Diagrams This section contains pinout diagrams for the following Virtex-II packages: • "CS144 Chip-Scale BGA Composite Pinout Diagram" on page 412 • "FG256 Fine-Pitch BGA Composite Pinout Diagram" on page 413 • • • • • • • • -


    Original     		CS144 FG256 FG456 FG676 BF957 UG002 PDF

    XCR3128XL-10VQ100I

    Abstract: XCR3128XL-10TQ144I XCR3128XL-7CS144I XCR3128XL XCR3128XL-10CS144I XCR3128XL-10VQ100C CS144 marking E13 diode L12M1 k3296
    Text: R XCR3128XL 128 Macrocell CPLD DS016 v2.1 August 21, 2003 14 Preliminary Product Specification Features Description • Low power 3.3V 128 macrocell CPLD • 6.0 ns pin-to-pin logic delays • System frequencies up to 175 MHz • 128 macrocells with 3,000 usable gates


    Original     		XCR3128XL DS016 144-pin 144-ball 100-pin XCR3128XL-10VQ100I XCR3128XL-10TQ144I XCR3128XL-7CS144I XCR3128XL-10CS144I XCR3128XL-10VQ100C CS144 marking E13 diode L12M1 k3296 PDF

    XC95144XL-10TQ144I

    Abstract: XC95144XL-10TQG100C XAPP114 XAPP427 XC9500XL XC95144 XC95144XL XC95144XL-5-CS144 XC95144XL-5TQ100 xc95144xl tq144
    Text: XC95144XL High Performance CPLD R DS056 v1.8 July 15, 2005 5 Product Specification Features Power Estimation • • • • Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output loading. To help reduce power dissipation, each macrocell


    Original     		XC95144XL DS056 XC9500XL CS144 220oC. XC95144XL-10TQ144I XC95144XL-10TQG100C XAPP114 XAPP427 XC95144 XC95144XL-5-CS144 XC95144XL-5TQ100 xc95144xl tq144 PDF

    FPGA Virtex 6 pin configuration

    Abstract: Virtex CS144 TQ144 XCV100 XCV150 XCV200 XCV300 XCV50 xapp151
    Text: Virtex 2.5 V Field Programmable Gate Arrays R 3 Architectural Description The output buffer and all of the IOB control signals have independent polarity controls. VersaRing The Virtex architecture also includes the following circuits that connect to the GRM.


    Original     		DS003-1, DS003-2, DS003-3, DS003-4, DS003-2 FPGA Virtex 6 pin configuration Virtex CS144 TQ144 XCV100 XCV150 XCV200 XCV300 XCV50 xapp151 PDF

    XC9572XL

    Abstract: PC44 VQ44 XC9500 XC9500XL XC95144XL XC95288XL XC9536XL XC95288XL pinout
    Text: k XC9500XL High-Performance CPLD Family Data Sheet R DS054 v2.5 May 22, 2009 Product Specification Features • • Optimized for high-performance 3.3V systems - 5 ns pin-to-pin logic delays, with internal system frequency up to 208 MHz - Small footprint packages including VQFPs, TQFPs


    Original     		XC9500XL DS054 XC9572XL PC44 VQ44 XC9500 XC95144XL XC95288XL XC9536XL XC95288XL pinout PDF

    qfn 3x3 tray dimension

    Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG112 UG072, UG075, XAPP427, qfn 3x3 tray dimension XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga PDF

    SPARTAN XC2S50

    Abstract: SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15
    Text: Robust Feature Set • Flexible on-chip memory Distributed and Block Memory • 4 Digital Delay Lock Loops per device Efficient chip level/ board level clock management • Select I/O Technology Interface to all major bus standards HSTL, GTL, SSTL, etc…


    Original     		PQ208 FG256 FG456 SPARTAN XC2S50 SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15 PDF

    SCHEMATIC DIAGRAM OF POWER SAVER DEVICE

    Abstract: diode zener nt 9838 Keller AG am3 socket pinout AT-610 XILINX vhdl code REED SOLOMON NORTEL OC-12 A26 zener w9 0780 specifications for multiplexer of nortel
    Text: Editorial contact: Ann Duft Xilinx, Inc. 408 879-4726 publicrelations@xilinx.com Kathy Keller Oak Ridge Public Relations (408) 253-5042 kathy.keller@oakridge.com Product Marketing contact: Bruce Jorgens Xilinx, Inc. (408) 879-5236 bruce.jorgens@xilinx.com


    Original     		1998--Dramatically SCHEMATIC DIAGRAM OF POWER SAVER DEVICE diode zener nt 9838 Keller AG am3 socket pinout AT-610 XILINX vhdl code REED SOLOMON NORTEL OC-12 A26 zener w9 0780 specifications for multiplexer of nortel PDF

    XC9572PC44

    Abstract: XC9572-PC44 XCS20XL PQ208 XCS20 PQ208 XC9536-PC44 Xilinx jtag cable Schematic XC95144 PQ100 interfacing cpld xc9572 with keyboard 6552 XC4010XL PQ160
    Text: R Release Document Foundation Series 2.1i Installation Guide and Release Notes July 1999 Read This Before Installation Foundation Series 2.1i Installation Guide and Release Notes R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Timing Wizard, TRACE,


    Original     		XC2064, XC3090, XC4005, XC5210, XC-DS501 95/98/NT, XC4000 XC9572PC44 XC9572-PC44 XCS20XL PQ208 XCS20 PQ208 XC9536-PC44 Xilinx jtag cable Schematic XC95144 PQ100 interfacing cpld xc9572 with keyboard 6552 XC4010XL PQ160 PDF

    SPARTAN-II xc2s200 pq208 block diagram

    Abstract: fpga frame buffer vhdl examples
    Text: Spartan-II 2.5V FPGA Family: Functional Description R DS001-2 v2.0 September 18, 2000 Preliminary Product Specification Architectural Description Spartan-II Array The Spartan-II user-programmable gate array, shown in Figure 1, is composed of five major configurable elements:


    Original     		DS001-2 DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN-II xc2s200 pq208 block diagram fpga frame buffer vhdl examples PDF

    DS600

    Abstract: XA95144XL AEC-Q100 XA9500XL XAPP114 XAPP427 XC9500XL Xa9500 2N6210
    Text: XA95144XL Automotive CPLD DS600 v1.1 April 3, 2007 Features • • • • • • • • • • • • AEC-Q100 device qualification and full PPAP support available in I-grade. Guaranteed to meet full electrical specifications over TA = -40° C to +85° C (I-grade)


    Original     		XA95144XL DS600 AEC-Q100 144-CSP XC9500XL XAPP111, XAPP784, DS600 XA9500XL XAPP114 XAPP427 Xa9500 2N6210 PDF

    XAPP133

    Abstract: vhdl code for lvds driver d flip-flop PCI33 PQ240 TQ144 BG352 BG432 CS144 HQ240
    Text: Application Note: Virtex Series R Using the Virtex SelectI/O Resource XAPP133 v2.6 November 5, 2002 Summary The Virtex FPGA series includes a highly configurable, high-performance SelectI/O™ resource to provide support for a wide variety of I/O standards. The SelectI/O resource is a


    Original     		XAPP133 XAPP133 vhdl code for lvds driver d flip-flop PCI33 PQ240 TQ144 BG352 BG432 CS144 HQ240 PDF

    CLK180

    Abstract: MULT18X18 XAPP622 XC2V3000-FF1152 XC2V3000FF1152 sdr receiver
    Text: Application Note: Virtex-II Series R 644-MHz SDR LVDS Transmitter/Receiver Author: Ed McGettigan XAPP622 v1.2 July 2, 2002 Summary This application note describes single data rate (SDR) transmitter and receiver interfaces operating at up to 644 MHz, using 17 Low-Voltage Differential Signaling (LVDS) pairs (one


    Original     		644-MHz XAPP622 XC2V3000-FF1152 CLK180 MULT18X18 XAPP622 XC2V3000-FF1152 XC2V3000FF1152 sdr receiver PDF

    Untitled

    Abstract: No abstract text available
    Text: f lX IL IN X Virtex 2.5 V Field Programmable Gate Arrays November 9 ,1 9 9 8 Version 1.1 - ADVAN CE Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan     		66-MHz 16-bit 32-bit ReV600 XCV800 XCV1000 XCV300-6PQ240C PDF

    Untitled

    Abstract: No abstract text available
    Text: £ XILINX Virtex 2.5 V Field Programmable Gate Arrays February 16, 1999 Version 1.3 Advance Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan     		66-MHz 16-bit 32-bit XCV400 XCV600 XCV800 XCV1000 XCV300 PDF

    Untitled

    Abstract: No abstract text available
    Text: V ir te x 2 .5 V £ XILINX Field Programmable Gate Arrays May 13, 1999 Version 1.5 Advance Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan     		66-MHz 16-bit 32-bit Regis00 XCV1000 XCV300 FG680 PDF