Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC2S15 Search Results

    SF Impression Pixel

    XC2S15 Price and Stock

    AMD XC2S15-5VQG100C

    IC FPGA 60 I/O 100VQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S15-5VQG100C Tray 1,125 1
    • 1 $20.3
    • 10 $20.3
    • 100 $20.3
    • 1000 $20.3
    • 10000 $20.3
    		Buy Now

    AMD XC2S150-5FGG456C

    IC FPGA 260 I/O 456FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S150-5FGG456C Tray 964 1
    • 1 $100.28
    • 10 $100.28
    • 100 $100.28
    • 1000 $100.28
    • 10000 $100.28
    		Buy Now

    AMD XC2S15-5CS144C

    IC FPGA 86 I/O 144CSBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S15-5CS144C Tray 198
    • 1 -
    • 10 -
    • 100 -
    • 1000 $7.53253
    • 10000 $7.53253
    		Buy Now

    AMD XC2S15-5VQ100C

    IC FPGA 60 I/O 100VQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S15-5VQ100C Tray 180
    • 1 -
    • 10 -
    • 100 -
    • 1000 $29.89
    • 10000 $29.89
    		Buy Now

    AMD XC2S15-6CS144C

    IC FPGA 86 I/O 144CSBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S15-6CS144C Tray 198
    • 1 -
    • 10 -
    • 100 -
    • 1000 $8.68253
    • 10000 $8.68253
    		Buy Now
    Find more XC2S15 price and stock on Findchips.com

    XC2S15 Datasheets (103)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XC2S15 Xilinx Spartan-II 2.5V FPGA Family:Introduction and Ordering Information Original PDF
    XC2S150 Xilinx IC,FPGA,3888-CELL,CMOS,QFP,208PIN,PLASTIC Original PDF
    XC2S150-5FG256C Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5FG256C Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S150-5FG256I Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S150-5FG256I Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5FG256Q Xilinx Spartan-II 2.5V FPGA - Automotive IQ Product Family: Introduction and Ordering Original PDF
    XC2S150-5FG456C Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S150-5FG456C Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5FG456I Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S150-5FG456I Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5FG456Q Xilinx Spartan-II 2.5V FPGA - Automotive IQ Product Family: Introduction and Ordering Original PDF
    XC2S150-5FGG256C Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5FGG256I Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5FGG456C Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5FGG456I Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5PQ208C Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S150-5PQ208C Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S150-5PQ208I Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S150-5PQ208I Xilinx 150000 SYSTEM GATE 2.5 VOLT LOGIC CELL A - NOT RECOMMENDED for NEW DESIGN Original PDF

    XC2S15 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    bga 1296

    Abstract: XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25
    Text: XILINX FPGA PACKAGE OPTIONS AND USER I/O Pins Body Size I/O’s 88 120 200 264 432 528 624 720 912 1104 1296 176 176 284 316 404 512 660 724 804 804 804 404 556 XC2S200 XC2S150 XC2S100 XC2S50 XC2S30 Spartan-II 2.5V XC2S15 XC2S300E XC2S200E XC2S150E XC2S100E


    Original     		XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 XC2V250 XC2V500 XCV100E bga 1296 XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25 PDF

    XC17S200APD8C

    Abstract: SPARTAN XC2S50 XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S150E XC2S200 XC2S30
    Text: Spartan-II/Spartan-IIE Family of One-Time Programmable Configuration PROMs R DS078 v1.5 November 15, 2001 5 Advance Product Specification Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for


    Original     		DS078 20-pin 44-pin XC17S200APD8C SPARTAN XC2S50 XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S150E XC2S200 XC2S30 PDF

    xc2s300e pinouts

    Abstract: LP1-D12 L43P xc2s300e l36n xc2s50e L26N L28N XC2S200E L18P
    Text: Spartan-IIE 1.8V FPGA Family: Pinout Tables R DS077-4 v1.0 November 15, 2001 Preliminary Product Specification Pin Definitions Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock buffers. These pins


    Original     		DS077-4 thT11 DS001-1, DS001-2, DS001-3, DS001-4, xc2s300e pinouts LP1-D12 L43P xc2s300e l36n xc2s50e L26N L28N XC2S200E L18P PDF

    DS001-3

    Abstract: SPARTAN XC2S50 sr 100/25 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S50
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.4 August 28, 2001 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		DS001-3 DS001-1, DS001-2, DS001-3, DS001-4, DS001-3 SPARTAN XC2S50 sr 100/25 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S50 PDF

    SPARTAN XC2S50

    Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A
    Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed


    Original     		XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A PDF

    TsoP 20 Package XILINX

    Abstract: xl marking 17s10l xc17s30xlvo8c XC17S20PD8C SPARTAN XC2S50 xilinx 8 pin dip XCS05 XCS05XL XCS10XL
    Text: X-Ref Target - Figure 0 R Spartan/XL Family One-Time Programmable Configuration PROMs XC17S00/XL DS030 (v1.12) June 20, 2008 Product Specification Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for


    Original     		XC17S00/XL) DS030 20-pin TsoP 20 Package XILINX xl marking 17s10l xc17s30xlvo8c XC17S20PD8C SPARTAN XC2S50 xilinx 8 pin dip XCS05 XCS05XL XCS10XL PDF

    2S100

    Abstract: SPARTAN-II 2S30 what the difference between the spartan and virtex 2S15 2S50 CS144 FG256 PQ208 TQ144
    Text: Spartan-II Family FAQ 1. What is the Spartan-II family? The Spartan-II family is the next generation family of the Spartan Series based on the industry-leading Virtex architecture. The Spartan-II family extends the portion of the ASIC market that Xilinx can address, while


    Original     		18u/0 XC2S150-6 XC2S150-5. 2S100 SPARTAN-II 2S30 what the difference between the spartan and virtex 2S15 2S50 CS144 FG256 PQ208 TQ144 PDF

    SPARTAN XC2S50

    Abstract: SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15
    Text: Robust Feature Set • Flexible on-chip memory Distributed and Block Memory • 4 Digital Delay Lock Loops per device Efficient chip level/ board level clock management • Select I/O Technology Interface to all major bus standards HSTL, GTL, SSTL, etc…


    Original     		PQ208 FG256 FG456 SPARTAN XC2S50 SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15 PDF

    SPARTAN-II xc2s200 pq208 block diagram

    Abstract: fpga frame buffer vhdl examples
    Text: Spartan-II 2.5V FPGA Family: Functional Description R DS001-2 v2.0 September 18, 2000 Preliminary Product Specification Architectural Description Spartan-II Array The Spartan-II user-programmable gate array, shown in Figure 1, is composed of five major configurable elements:


    Original     		DS001-2 DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN-II xc2s200 pq208 block diagram fpga frame buffer vhdl examples PDF

    XC2S30 PIN OUT

    Abstract: xc2s50
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.2 January 19, 2001 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		DS001-3 XC2S50 XC2S100. DS001-1, DS001-2, DS001-3, DS001-4, XC2S30 PIN OUT PDF

    Untitled

    Abstract: No abstract text available
    Text: Spartan-IIE 1.8V FPGA Automotive IQ Product Family: Introduction and Ordering R DS106-1 v1.5 July 16, 2003 Advance Product Specification Introduction The Spartan -IIE 1.8V Field-Programmable Gate Array family gives users high performance, abundant logic


    Original     		DS106-1 bS400-E XC2S600-E FG676 FG676â PDF

    rj11 4pin connector to db9 female connector

    Abstract: OSC008 BTC 139 C04310 Raltron Electronics C04310 ERJ-2GEJ472X b24 b03 so-8 Xilinx XC2S150E TJA1041 SOIC14 A10 sot23-5
    Text: ADSP-BF537 EZ-KIT Lite Evaluation System Manual Revision 1.1, August 2005 Part Number 82-000865-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written


    Original     		ADSP-BF537 LED10) rj11 4pin connector to db9 female connector OSC008 BTC 139 C04310 Raltron Electronics C04310 ERJ-2GEJ472X b24 b03 so-8 Xilinx XC2S150E TJA1041 SOIC14 A10 sot23-5 PDF

    3014 LED

    Abstract: SPARTAN XC2S50 XAPP176 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30
    Text: Application Note: Spartan-II and Spartan-IIE Families Configuration and Readback of Spartan-II and Spartan-IIE FPGAs Using Boundary Scan R XAPP188 v2.2 June 24, 2005 Summary This application note demonstrates using a Boundary-Scan (JTAG) interface to configure and


    Original     		XAPP188 XAPP176: XAPP176 org/cspress/catalog/st01096 3014 LED SPARTAN XC2S50 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30 PDF

    SRL16E

    Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM
    Text: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com


    Original     		XIP2004 SRL16E SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM PDF

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — Spartan-IIE FPGA Family Data Sheet R DS077 August 9, 2013 Product Specification This document includes all four modules of the Spartan -IIE FPGA data sheet. Module 1: Introduction and Ordering Information


    Original     		DS077 DS077-1 DS077-3 DS077-2 XC2S400E XC2S600E FG676. FT256 XC2S50E XCN12026. PDF

    p181 g8

    Abstract: 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140
    Text: Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.4 April 30, 2001 Preliminary Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original     		DS001-4 tha00 XC2S50 DS001-1, DS001-2, DS001-3, DS001-4, p181 g8 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140 PDF

    BGA and QFP Package

    Abstract: spartan 2 XC2S50E FTG256 XC2S100E XC2S150E XC2S200E XC2S300E resistor 56k DS077
    Text: 05 Spartan-IIE 1.8V FPGA Family: Introduction and Ordering Information R DS077-1 v2.2 July 28, 2004 Introduction Product Specification • The Spartan -IIE 1.8V Field-Programmable Gate Array family gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low


    Original     		DS077-1 DS077-3, DS077-4, XC2S400E XC2S600E. XC2S150E XC2S50E BGA and QFP Package spartan 2 XC2S50E FTG256 XC2S100E XC2S200E XC2S300E resistor 56k DS077 PDF

    LM3874-Adj

    Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746
    Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源 管理解決方案 . . 3-19 適用於 FPGA 的高速 接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23


    Original     		OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746 PDF

    17S30

    Abstract: 17S10L 17s10 17s20 XC17S20PD8I XC17S20PD8C 17S05 DS030 XCS05XL XCS10
    Text: Spartan Family of One-Time Programmable Configuration PROMs XC17S00 R DS030 (v1.6) September 14, 2000 5 Introduction Product Specification Spartan PROM Features Spartan The family of PROMs provide an easy-to-use, cost-effective method for storing Spartan device configuration bitstreams.


    Original     		XC17S00) DS030 XC17S200XL XC2S200. 17S30 17S10L 17s10 17s20 XC17S20PD8I XC17S20PD8C 17S05 DS030 XCS05XL XCS10 PDF

    SPARTAN XC2S50

    Abstract: SPARTAN-II xc2s200 pq208 xc2s50-tq144 XC2S50 SPARTAN-II xc2s50 pq208 XC2S100 xc2s200 pq208 SPARTAN-II xc2s100 pq208 VQ100 XC2S150
    Text: Spartan-II 2.5V FPGA Family: Introduction and Ordering Information R DS001-1 v2.0 September 18, 2000 Preliminary Product Specification Introduction The Spartan -II 2.5V Field-Programmable Gate Array family gives users high performance, abundant logic resources,


    Original     		DS001-1 XC2S200 FG456 456-ball DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 xc2s50-tq144 XC2S50 SPARTAN-II xc2s50 pq208 XC2S100 xc2s200 pq208 SPARTAN-II xc2s100 pq208 VQ100 XC2S150 PDF

    SPARTAN XC2S50

    Abstract: XC2S50 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S30 PINS
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.0 September 18, 2000 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		DS001-3 XC2S200 DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN XC2S50 XC2S50 PCI33 XC2S100 XC2S15 XC2S150 XC2S30 XC2S30 PINS PDF

    LM3874-Adj

    Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400
    Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25


    Original     		O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400 PDF

    XC17S200APD8C

    Abstract: XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30 XC2S50 XC2S50E
    Text: Spartan-II/Spartan-IIE Family OTP Configuration PROMs XC17S00A R DS078 (v1.10) June 25, 2007 Product Specification 5 Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan -II/Spartan-IIE FPGA devices


    Original     		XC17S00A) DS078 20-year 20-pin 44-pin XC17S150APD8C XC17S15AVO8C XC17S50APDG8C XC17S150AVO8C XC17S15AVOG8C XC17S200APD8C XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30 XC2S50 XC2S50E PDF

    SPARTAN-II xc2s50 pq208

    Abstract: XC2S100 SPARTAN-II xc2s100 pq208 SPARTAN-II XC2S50 XC2S30 board
    Text: Cover Story THE NEW Spartan-I I FPGA Family KISS YOUR AS IC GOOD-BYE Spartan FPGAs are experiencing tremendous growth due to their inherent advantages over ASICs. Device System Gates Logic Cells Block RAM Bits Block RAM Blocks he Spartan Series FPGAs, introduced by


    Original     		XC2S15 VQ100 TQ144 CS144 XC2S30 PQ208 SPARTAN-II xc2s50 pq208 XC2S100 SPARTAN-II xc2s100 pq208 SPARTAN-II XC2S50 XC2S30 board PDF