Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    A500K050 Search Results

    SF Impression Pixel

    A500K050 Price and Stock

    Actel Corporation A500K050-PQ208I

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics A500K050-PQ208I 5
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Quest Components A500K050-PQ208I 5
    • 1 $182
    • 10 $163.8
    • 100 $163.8
    • 1000 $163.8
    • 10000 $163.8
    		Buy Now

    Actel Corporation A500K050-BG272

    FPGA, 43000 GATES, PBGA272
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components A500K050-BG272 19
    • 1 $26.13
    • 10 $26.13
    • 100 $25.125
    • 1000 $25.125
    • 10000 $25.125
    		Buy Now
    A500K050-BG272 4
    • 1 $40.2
    • 10 $40.2
    • 100 $40.2
    • 1000 $40.2
    • 10000 $40.2
    		Buy Now

    Actel Corporation A500K050PQ208I

    PROASIC Field Programmable Gate Array, 43000 Gates, 5376-Cell, CMOS, PQFP208
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    ComSIT USA A500K050PQ208I 4
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    A500K050 Datasheets (7)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    A500K050 Actel ProASIC 500K Family Original PDF
    A500K050-BG272 Actel ASIC, Gate Array, Standard Cell Original PDF
    A500K050-BG272I Actel ASIC, Gate Array, Standard Cell Original PDF
    A500K050-FG144 Actel ASIC, Gate Array, Standard Cell Original PDF
    A500K050-FG144I Actel ASIC, Gate Array, Standard Cell Original PDF
    A500K050-PQ208 Actel ASIC, Gate Array, Standard Cell Original PDF
    A500K050-PQ208I Actel ASIC, Gate Array, Standard Cell Original PDF

    A500K050 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    sklansky adder verilog code

    Abstract: vhdl code for 8-bit brentkung adder dadda tree multiplier 8bit dadda tree multiplier 4 bit radix 2 modified booth multiplier code in vhdl 8-bit brentkung adder vhdl code Design of Wallace Tree Multiplier by Sklansky Adder 4 bit multiplication vhdl code using wallace tree vhdl code Wallace tree multiplier 16 bit carry lookahead subtractor vhdl
    Text: SmartGen Cores Reference Guide Hyperlinks in the SmartGen Cores Reference Guide PDF file are DISABLED. Please see the online help included with software to view the content with enabled links. Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved.


    Original     		PDF

    UART 8251

    Abstract: 8251 uart in vhdl code 8251 uart vhdl 8251 uart verilog code for baud rate generator vhdl code for a 9 bit parity generator verilog code for 8251 vhdl code for uart vhdl ODD parity generator A42MX09
    Text: v5.1 CoreUART P ro d u ct S u m m a r y S y n t h es is a n d S im u la t io n S u p po r t I n t en d ed U se • Synthesis: Exemplar, Synplicity, Design Compiler, FPGA Compiler, FPGA Express • Basic Interface to Industry Standard UART Controllers • Embedded Systems for Sharing Data between Devices


    Original     		PDF 1/16th UART 8251 8251 uart in vhdl code 8251 uart vhdl 8251 uart verilog code for baud rate generator vhdl code for a 9 bit parity generator verilog code for 8251 vhdl code for uart vhdl ODD parity generator A42MX09

    FBGA-484

    Abstract: FBGA1152 FBGA896 FBGA676 Actel PQFP208 Actel APA075 import 500k PQFP208 FBGA256 APA150 -TQ1001 datasheet
    Text: Application Note AC300 ProASIC to ProASICPLUS® Design Migration Introduction The ProASICPLUS family of FPGAs with FlashLock® combines the advantages of ASICs with the benefits of programmable devices through nonvolatile Flash technology. This enables engineers to create highdensity systems using existing ASIC or FPGA design flows and tools. In addition, the ProASICPLUS family


    Original     		PDF AC300 FBGA-484 FBGA1152 FBGA896 FBGA676 Actel PQFP208 Actel APA075 import 500k PQFP208 FBGA256 APA150 -TQ1001 datasheet

    A500K050

    Abstract: A500K130 A500K180 A500K270 AC154 Signal Path Designer
    Text: Application Note AC154 Efficient Use of ProASIC Clock Trees One of the main architectural benefits of ProASIC is the clock tree. Each device of the ProASIC FPGA family offers 4 global trees. Each of these trees is based on a collection of spines and ribs that reaches all the tiles in their regions


    Original     		PDF AC154 A500K270 A500K050 A500K130 A500K180 AC154 Signal Path Designer

    CORE8051

    Abstract: vhdl code for i2c Slave 54SX A42MX16 A500K050 A54SX16 A54SX16A APA075 AX125 vhdl code for i2c register
    Text: v1.0 I2C Bus Controller CoreI2C v2.0 Pr od u c t S u mm a ry In te n d e d U s e • I2C bus controller • Supports 100kbps and 400kbps modes Ke y F ea t u re s • Master Transmitter Mode - Serial Data Output through SDA while SCL Outputs the Serial Clock


    Original     		PDF 100kbps 400kbps CORE8051 vhdl code for i2c Slave 54SX A42MX16 A500K050 A54SX16 A54SX16A APA075 AX125 vhdl code for i2c register

    A500K050

    Abstract: A500K130 A500K180 A500K270 IOAD16 C24IO
    Text: Discontinued – v3.0 ProASIC 500K Family F ea t u re s an d B e n e fi t s I/O • Mixed 2.5V/3.3V Support with Individually-Selectable Voltage and Slew Rate • 3.3V, PCI Compliance PCI Revision 2.2 H ig h C a p ac it y • 100,000 to 475,000 System Gates


    Original     		PDF 32-bit A500K050 A500K130 A500K180 A500K270 IOAD16 C24IO

    Untitled

    Abstract: No abstract text available
    Text: ASICmaster Installation and Licensing Guide This document describes the system requirements, and procedures for installing and licensing Actel’s ASICmasteräsoftware on PCs running Windows NT äand UNIX® workstations running Sun OS, Solaris, or HP-UX.


    Original     		PDF 8765dcba

    Untitled

    Abstract: No abstract text available
    Text: Adv anced v . 3 ProASIC 500K Family Features and Benefits H ig h Ca p a c it y I /O • 98,000 to 1.1 Million System Gates • 14k to 138k Bits of Two-Port SRAM • 210 to 623 User I/Os • Mixed 2.5/3.3 Volt Support • 3.3V, 33 MHz PCI Compliance PCI Revision 2.2


    Original     		PDF 32-Bit

    Untitled

    Abstract: No abstract text available
    Text: Actel’s ProASIC Family The Nonvolatile Reprogrammable Gate Array • Nonvolatile and Reprogrammable • Low Power Consumption • Flexible Embedded User Memory -Built in FIFO Control Logic • ASIC-like Design Flow -Easy Timing Closure -Familiar Design Tools


    Original     		PDF 200MHz

    Untitled

    Abstract: No abstract text available
    Text: Advanced v.2 ProASICTM 500K Family Features and Benefits • High Capacity • 98,000 to 1.1 Million System Gates • 14K to 138K Bit of Two-Port SRAM • 210 to 623 User I/Os • Performance • Corner-to-Corner Delay < 4 ns Typical • Clock-to-Out < 7 ns


    Original     		PDF 200MHz

    vhdl code for gold code

    Abstract: verilog code for gold code Libero vhdl code gold code generator Innoveda SYNAPTICAD WAVEFORMER
    Text: Libero L i b e r o To o l s Where can you get world-renowned FPGA design tools in one convenient package without spending a fortune? Actel has what you have been looking for: Libero, the FPGA design suite with everything you need to design your products from start to finish. We offer you a one-stop shop with a suite of tools


    Original     		PDF

    actel cqfp 84

    Abstract: A1010B ACTEL FBGA 144
    Text: v3.0 Package Options: User I/Os per Package C om m e r c i a l / I nd us t r i a l D ev i c e s A54SX16 A54SX16P A54SX32 130 175 175 174 81 81 81 A54SX08 A54SX72A SX A54SX32A A54SX16A 44 A54SX08A PLCC SX-A eX256 Pins eX128 Package eX64 eX 68 84 PQFP 69 100


    Original     		PDF A54SX08A A54SX16A A54SX32A A54SX72A A54SX08 A54SX16 A54SX16P A54SX32 eX128 eX256 actel cqfp 84 A1010B ACTEL FBGA 144

    Untitled

    Abstract: No abstract text available
    Text: v2.0 ProASIC 500K Family I/O Fe a t ur es an d B e ne f i ts • Mixed 2.5V/3.3V Support with Individually-Selectable Voltage and Slew Rate • 3.3V, PCI Compliance PCI Revision 2.2 High C apaci t y • 100,000 to 475,000 System Gates • 14k to 63k Bits of Two-Port SRAM


    Original     		PDF 32-bit

    QFN108

    Abstract: QFN-132 kl1-v1 208 pin rqfp drawing qfn132 RT3PE3000L CQ256 DIMENSIONS pqfp 100 actel package mechanical drawing Actel A40MX04 PBGA 23X23 0.8 pitch
    Text: v 11. 2 Package Mechanical Drawings Ceramic Pin Grid Array 84-Pin CPGA Top View 0.050" ± 0.010" Pin #1 ID 0.045" 0.055" 0.015" 0.018" ± 0.002" 0.100" BSC 1.100" ± 0.020" square 0.072" 0.088" L 0.120" 0.140" Side View K J H G F 1.000" BSC E D C B A 1 2 3


    Original     		PDF 84-Pin A1010B A1020B 100-Pin QFN108 QFN-132 kl1-v1 208 pin rqfp drawing qfn132 RT3PE3000L CQ256 DIMENSIONS pqfp 100 actel package mechanical drawing Actel A40MX04 PBGA 23X23 0.8 pitch

    A500K

    Abstract: No abstract text available
    Text: ASICmaster  5.2 Release Notes This document describes the new features and enhancements of the ASICmaster 5.2 release. It also contains information about discontinued features and known limitations. Refer to the ASICmaster User’s Guide, ProASIC Interface Guide,


    Original     		PDF A500K

    A500K

    Abstract: A500K270
    Text: MEMORYmaster User’s Guide  WindowsNT ™ an d UNI X Environments  Actel Corporation, Sunnyvale, CA 94086 1999 Actel Corporation. All rights reserved. Printed in the United States of America Part Number: 5579017-0 Release: November 1999 No part of this document may be copied or reproduced in any form or by


    Original     		PDF

    ACTEL proASIC PLUS

    Abstract: A500K050-PQ208 ModelSim 5.4e DCOM98 verilog code for timer
    Text: Designer Series Development System R1-2001 Release Notes This document describes the new features and enhancements of the Designer Series Development System R1-2001 release. It also contains information about discontinued features and known limitations. For the latest information about which versions of Cadence, Mentor


    Original     		PDF R1-2001 DCOM98 R1-2001r ACTEL proASIC PLUS A500K050-PQ208 ModelSim 5.4e verilog code for timer

    wishbone interface for UART

    Abstract: EMV2000 Integrated Circuit SCR Driver creditcard just block diagram of uart interface to fpga SCR 412 smart cards applications circuit diagram
    Text: Supports the ISO/IEC 78163:1997 E and EMV2000 4.0 specifications SCR Smart Card Reader Controller Core Performs functions needed for complete smart card sessions, including: − Card activation and deactiva- tion − Cold/warm reset − Answer to Reset (ATR) re-


    Original     		PDF EMV2000 wishbone interface for UART Integrated Circuit SCR Driver creditcard just block diagram of uart interface to fpga SCR 412 smart cards applications circuit diagram

    A500K050

    Abstract: A500K130 IB33U
    Text: Application Note AC144 Using JTAG Boundary-Scan with ProASIC 500K Devices In t ro d u c t i o n Due to the increasing complexity of circuit boards, testing loaded boards is becoming prohibitively expensive and more difficult to perform. Board complexity has resulted from the


    Original     		PDF AC144 A500K130BG456; A500K050 A500K130 IB33U

    RT54SX72SCQ208

    Abstract: A42MX16 RT54SX32S-CQ208 CQ208 CQ256
    Text: v3.0 Component Selector Guide PCI 5.0 Volt Tolerant — 5 Volt I/O — Yes Yes Yes — — Yes 3.3 Volt I/O 3,000 2.5 Volt I/O Gates 36 JTAG I/O User I/O C, I SRAM Bits Screening –F, Std, –P Wide Decodes Speed Grade CS49 Flip-Flops/Dedicated Max Package


    Original     		PDF CS128 TQ100 eX128 eX256 CS180 A54SX08A RT54SX72SCQ208 A42MX16 RT54SX32S-CQ208 CQ208 CQ256

    A54SXA

    Abstract: A54SX-A PD30111 A54SX16A
    Text: v3.0 CorePCI Target, Master, and Master/Target Pr od uc t S um m ary In t e n d e d U s e • High-Performance PCI Applications Mac ro Ve ri fica ti on and Com p li ance • Actel-Developed Test Bench • Hardware Tested – Target, Master, and Master/Target, which includes


    Original     		PDF 32-Bit 64-Bit A54SXA A54SX-A PD30111 A54SX16A

    IB33U

    Abstract: S148
    Text: A ppl i cati on N ot e Using JTAG Boundary-Scan with ProASIC 500K Devices In t ro d u c t i o n Due to the increasing complexity of circuit boards, testing loaded boards is becoming prohibitively expensive and more difficult to perform. Board complexity has resulted from the


    Original     		PDF A500K130BG456; IB33U S148

    A500K180

    Abstract: A42MX16 ACTEL FBGA 144 A42MX09
    Text: Actel FPGA Selector Guide Commercial & Industrial Devices SX-A SX MX ProASIC System Typical Gates Gates Logic Dedicated Max SRAM Max I/O 2.5V CMOS 3.3V CMOS 5V CMOS 5V Tolerant 3.3V 5V Slew Rate Routed Hardwired 33 MHz 66 MHz Temp Speed Bits Available drive


    Original     		PDF A54SX08A A54SX16A A54SX32A A54SX72A A500K180 A42MX16 ACTEL FBGA 144 A42MX09

    A500K270

    Abstract: No abstract text available
    Text: Advanced v .2 ProASIC 500K Famüy F e atu res and B enefits • High Capacity • 98,000 to 1.1 Million System Gates • 14K to 138K Bit of Two-Port SRAM • 210 to 623 User I/Os • Performance • Corner-to-Corner Delay < 4 ns Typical • Clock-to-Out < 7 ns


    OCR Scan     		PDF 200MHz PBGA272 PBGA456 A500K270