1024X8
Abstract: tws 1000
Text: d210002 1024X8, Mux 16, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 1024X8 SRAM is a high-performance, synchronous single-port, 1024-word by 8-bit memory designed to
|
Original
|
PDF
|
d210002
1024X8,
1024X8
1024-word
61mm2
HS300-SS
99Q3P0
tws 1000
|
64X2
Abstract: No abstract text available
Text: d200002 64X2, Mux 16, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 64X2 SRAM is a high-performance, synchronous single-port, 64-word by 2-bit memory designed to
|
Original
|
PDF
|
d200002
64-word
11mm2
HS300-SS
99Q3P0
64X2
|
16X2
Abstract: No abstract text available
Text: d000000 16X2, Mux 4, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 16X2 SRAM is a high-performance, synchronous single-port, 16-word by 2-bit memory designed to
|
Original
|
PDF
|
d000000
16-word
08mm2
HS300-SS
99Q3P0
16X2
|
4096X64
Abstract: No abstract text available
Text: d120001 4096X64, Mux 8, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 4096X64 SRAM is a high-performance, synchronous single-port, 4096-word by 64-bit memory designed to
|
Original
|
PDF
|
d120001
4096X64,
4096X64
4096-word
64-bit
55mm2
HS300-SS
99Q3P0
|
SRAM timing
Abstract: 256X32 99Q3P0 TAH 190 d010000
Text: d010000 256X32, Mux 4, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 256X32 SRAM is a high-performance, synchronous single-port, 256-word by 32-bit memory designed to
|
Original
|
PDF
|
d010000
256X32,
256X32
256-word
32-bit
62mm2
HS300-SS
99Q3P0
SRAM timing
99Q3P0
TAH 190
d010000
|
512X16 sram
Abstract: SRAM timing static SRAM single port
Text: d110001 512X16, Mux 8, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 512X16 SRAM is a high-performance, synchronous single-port, 512-word by 16-bit memory designed to
|
Original
|
PDF
|
d110001
512X16,
512X16
512-word
16-bit
61mm2
HS300-SS
99Q3P0
512X16 sram
SRAM timing
static SRAM single port
|
32X2
Abstract: tms 1000 test mode
Text: d100001 32X2, Mux 8, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 32X2 SRAM is a high-performance, synchronous single-port, 32-word by 2-bit memory designed to
|
Original
|
PDF
|
d100001
32-word
09mm2
HS300-SS
99Q3P0
32X2
tms 1000 test mode
|
2048X128
Abstract: No abstract text available
Text: d020000 2048X128, Mux 4, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 2048X128 SRAM is a high-performance, synchronous single-port, 2048-word by 128-bit memory designed to
|
Original
|
PDF
|
d020000
2048X128,
2048X128
2048-word
128-bit
58mm2
HS300-SS
99Q3P0
|
8192X32
Abstract: SRAM timing
Text: d220002 8192X32, Mux 16, Drive 3, Non-Pipelined High-Speed Single-Port Synchronous SRAM Features Memory Description • Precise Optimization for Infineon’s C9DD1 0.20µm The 8192X32 SRAM is a high-performance, synchronous single-port, 8192-word by 32-bit memory designed to
|
Original
|
PDF
|
d220002
8192X32,
8192X32
8192-word
32-bit
55mm2
HS300-SS
99Q3P0
SRAM timing
|
chn 723
Abstract: TSMC 180nm dual port sram chn 448 CHN 727 chn 501 chn 711 CHN 450 TSMC 180nm single port sram tsmc 180nm sram TSMC 180nm
Text: CS4100 TM ADPCM Speech Coders Virtual Components for the Converging World The CS4100 family of adaptive differential pulse code modulators ADPCMs is designed to provide high performance solutions for a broad range of applications requiring speech compression and decompression.
|
Original
|
PDF
|
CS4100
CS4100
DS4100
chn 723
TSMC 180nm dual port sram
chn 448
CHN 727
chn 501
chn 711
CHN 450
TSMC 180nm single port sram
tsmc 180nm sram
TSMC 180nm
|
CHN 530
Abstract: chn 723 chn 448 CHN 727 CS4125 CS4130 chn 711 TSMC sram1 CS4100 CS4110
Text: CS4100 ADPCM Speech Coders Virtual Components for the Converging World The CS4100 family of adaptive differential pulse code modulators ADPCMs is designed to provide high performance solutions for a broad range of applications requiring speech compression and decompression. These
|
Original
|
PDF
|
CS4100
CS4100
DS4100-b
CHN 530
chn 723
chn 448
CHN 727
CS4125
CS4130
chn 711
TSMC sram1
CS4110
|
code for mpeg-4
Abstract: circuit diagram of LCD connection to pic closely coupled configuration Park transformation CS6750 CS6750TK H263 IEC14496-2
Text: CS6750 TM MPEG-4 Video Decoder Virtual Components for the Converging World The CS6750 MPEG-4 Decoder is a highly integrated application specific silicon core for low bit-rates up to 384kbps video decode. It is fully compliant with ISO/IEC14496-2 Video Simple Profile levels 0 through 3, with
|
Original
|
PDF
|
CS6750
CS6750
384kbps
ISO/IEC14496-2
DS6750
code for mpeg-4
circuit diagram of LCD connection to pic
closely coupled configuration
Park transformation
CS6750TK
H263
IEC14496-2
|
verilog code for amba apb master
Abstract: verilog code for apb verilog code for amba apb bus i2s philips synchronous fifo design in verilog verilog code for i2s bus testbench of a transmitter in verilog philips I2S bus specification verilog code for 8 bit fifo register testbench verilog ram asynchronous
Text: Meets Philips Inter-IC Sound Bus Specification Supported modes I2S-APB − I2S Philips Inter-IC Sound Bus Core for AMBA APB − Right Justified − Left Justified − DSP Two clock domains − APB the host side clock do- The I2S-APB core integrates eight channels of Inter-IC Sound compatible serial buses.
|
Original
|
PDF
|
|
I2S bus specification
Abstract: verilog code for amba apb master verilog code for apb testbench of a transmitter in verilog philips I2S bus specification i2s specification verilog code for amba apb bus testbench verilog ram asynchronous verilog code for digital clock AMBA BUS vhdl code
Text: Meets Philips Inter-IC Sound Bus Specification Supported modes I2S-APB I2S Philips Inter-IC Sound Bus Core for AMBA APB Right Justified Left Justified DSP Two clock domains APB the host side clock do- The I2S-APB core integrates eight channels of Inter-IC Sound compatible serial buses.
|
Original
|
PDF
|
|
|
180NM
Abstract: FPGA 456 CS3112 fpga implementation using rs(255,239) IESS-308 code CS3110 02HEX DS3110 N1 ASIC K3025
Text: CS3110/12 TM Reed-Solomon Encoders Virtual Components for the Converging World The CS3110 and CS3112 Reed-Solomon encoders are designed to provide high performance solutions for a broad range of applications requiring forward error correction. These application specific cores are developed for high
|
Original
|
PDF
|
CS3110/12
CS3110
CS3112
CS3110)
CS3112)
DS3110
180NM
FPGA 456
fpga implementation using rs(255,239)
IESS-308 code
02HEX
N1 ASIC
K3025
|
TSMC 180nm
Abstract: ofdm modulator CS3820TK 180NM CS3820 ofdm demodulator ofdm transmitter modulator OFDM Viterbi Decoder interleaver
Text: CS3820 802.11a Baseband Core Product Brief TM Virtual Components for the Converging World The CS3820 WLAN baseband core is designed to provide a high performance, low power physical layer solution fully compatible with the IEEE802.11a standard. This application specific silicon core achieves high performance
|
Original
|
PDF
|
CS3820
CS3820
IEEE802
PB3820
TSMC 180nm
ofdm modulator
CS3820TK
180NM
ofdm demodulator
ofdm transmitter
modulator OFDM
Viterbi Decoder
interleaver
|
CS3210
Abstract: 02HEX CS3212 CSO3210
Text: CS3210/12 Reed-Solomon Decoders Virtual Components for the Converging World The CS3210 and CS3212 Reed-Solomon decoders are designed to provide high performance solutions for a broad range of applications requiring forward error correction. These application specific virtual components
|
Original
|
PDF
|
CS3210/12
CS3210
CS3212
CS3210)
CS3212)
880Mbits
DS3210-b
02HEX
CSO3210
|
CS3212
Abstract: forney CS3210
Text: CS3210/12 TM Reed-Solomon Decoders Virtual Components for the Converging World The CS3210 and CS3212 Reed-Solomon decoders are designed to provide high performance solutions for a broad range of applications requiring forward error correction. These application specific virtual components ASVCs
|
Original
|
PDF
|
CS3210/12
CS3210
CS3212
CS3210)
CS3212)
880Mbits
CS3212
DS3210
forney
|
JPEG200
Abstract: JPEG2000 Amphion Semiconductor mtc 4001 tsmc cmos CS6510 JPEG20001 Wireless security cctv camera wavelet transform JASONTECH
Text: CS6510 JPEG2000 Encoder Preliminary Product Brief TM Virtual Components for the Converging World The CS6510 JPEG2000 Encoder is a high performance application specific accelerator core enabling leading edge image compression and transmission applications. The core is fully compliant with the ISO/IEC 15444-1
|
Original
|
PDF
|
CS6510
JPEG2000
720x480)
PB6510
JPEG200
Amphion Semiconductor
mtc 4001
tsmc cmos
JPEG20001
Wireless security cctv camera
wavelet transform
JASONTECH
|
Convolutional Encoder
Abstract: iess-309 standard IESS-309 IESS309 Convolutional CS3411 encoder verilog coding Implementation of convolutional encoder IESS-308 code CS3311AA
Text: CS3311 TM Convolutional Encoder Virtual Components for the Converging World The CS3311 Convolutional Encoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated application specific core can be used in conjunction with other
|
Original
|
PDF
|
CS3311
CS3311
CS341uo-ku
DS3311
Convolutional Encoder
iess-309 standard
IESS-309
IESS309
Convolutional
CS3411
encoder verilog coding
Implementation of convolutional encoder
IESS-308 code
CS3311AA
|
CS6100
Abstract: verilog code for huffman coding jpeg encoder vhdl code huffman code generator in verilog yuv to rgb Verilog rgb yuv vhdl column-major huffman code book in verilog 2614 encoder color space converter verilog rgb ycbcr asic
Text: CS6100 TM Motion JPEG Encoder Virtual Components for the Converging World The CS6100 Motion JPEG M-JPEG Encoder is a highly integrated application specific silicon core for leadingedge image compression and transmission applications. Its high performance is capable of sustaining data rates
|
Original
|
PDF
|
CS6100
CS6100
DS6100
verilog code for huffman coding
jpeg encoder vhdl code
huffman code generator in verilog
yuv to rgb Verilog
rgb yuv vhdl
column-major
huffman code book in verilog
2614 encoder
color space converter verilog rgb ycbcr asic
|
CS3411
Abstract: Viterbi Decoder CS3410 viterbi IESS-308/309 CS3311 IESS-308 Convolutional Encoder details and application CSC3411AA base-10
Text: CS3411 TM High Speed Viterbi Decoder Virtual Components for the Converging World The CS3411 Viterbi Decoder is a high performance implementation suitable for a range of Forward Error Correction applications. This highly integrated application specific core can be used in conjunction with other
|
Original
|
PDF
|
CS3411
CS3411
CS3311
DS3411
Viterbi Decoder
CS3410
viterbi IESS-308/309
CS3311
IESS-308
Convolutional Encoder details and application
CSC3411AA
base-10
|
CS6300
Abstract: 180NM column-major DCT Series mega pro remote TSMC 180nm CS630 2614 encoder Park transformation CS6310TK
Text: CS6310 TM High Performance DCT Virtual Components for the Converging World At the heart of many video compression systems is the discrete cosine transform DCT function. The JPEGcompliant CS6310 DCT provides a high-performance transformation of a video waveform to its constituent
|
Original
|
PDF
|
CS6310
CS6310
DS6310
CS6300
180NM
column-major
DCT Series
mega pro remote
TSMC 180nm
CS630
2614 encoder
Park transformation
CS6310TK
|
CS6150
Abstract: DS6150 "motion jpeg" jpeg decode decoder huffman CS6100 FPGA48
Text: CS6150 TM Motion JPEG Decoder Virtual Components for the Converging World The CS6150 Motion JPEG M-JPEG Decoder is a highly integrated virtual component solution for leading-edge image decompression applications. Its high performance is capable of sustaining data rates of over 185 megasamples/sec – delivering full motion, full color video images up to 4 megapixels1. Fully compliant with the
|
Original
|
PDF
|
CS6150
CS6150
CS6100
DS6150
"motion jpeg"
jpeg decode
decoder huffman
FPGA48
|