BLM31b601s
Abstract: BLM11B601SPB OC-24 S3076 BLM11B601S
Text: Part Number S3076 Revision 1.1 - May 18, 2000 S3076 PRELIMINARY APPLICATION NOTE Board Decoupling Guidelines MULTI-RATE SONET/SDH/CLOCK RECOVERY UNIT The S3076 supports clock recovery for the OC-48, OC-24, Gigabit Ethernet, OC-12, or OC-3 data rates. The CAP1/CAP2 capacitor should be 10 µF in series with 56 Ω resistors. Figure 1 illustrates the connections for the
|
Original
|
S3076
S3076
OC-48,
OC-24,
OC-12,
BLM31b601s
BLM11B601SPB
OC-24
BLM11B601S
|
PDF
|
BLM11B601S
Abstract: blm11b601 BLM11B601SPB BLM31b601s BLM31B601SPB S3033
Text: Part Number S3033 Revision 1.0 - March 14, 2001 S3033 APPLICATION NOTE Board Decoupling Guidelines SONET/SDH/ATM OC-3/12 Transceiver S3033 Example The S3033 transceiver chip is a fully integrated serialization/deserialization SONET OC-12 622.08 Mbit/s and
|
Original
|
S3033
OC-3/12
S3033
OC-12
BLM31B601SPB
BLM11B601SPB
D274/R483
BLM11B601S
blm11b601
BLM11B601SPB
BLM31b601s
|
PDF
|
BLM11B601S
Abstract: BLM11B601SPB BLM31B601SPB S3033
Text: Part Number S3033 Revision 1.0 - January 20, 2000 S3033 APPLICATION NOTE Board Decoupling Guidelines SONET/SDH/ATM OC-3/12 Transceiver S3033 Example The S3033 transceiver chip is a fully integrated serialization/deserialization SONET OC-12 622.08 Mbit/s and
|
Original
|
S3033
OC-3/12
S3033
OC-12
BLM31B601SPB
BLM11B601SPB
BLM11B601S
BLM11B601SPB
|
PDF
|
S3050
Abstract: BLM11B601S BLM31B601SPB BLM11B601SPB OC-24
Text: PLL BOARD DECOUPLING GUIDELINES BOARD DECOUPLING GUIDELINES S3050 S3050 MULTI-RATE SONET/SDH/CLOCK RECOVERY UNIT The S3050 supports clock recovery for the OC-48, OC-24, Gigabit Ethernet, OC-12, or OC-3 data rates. The CAP1/CAP2 capacitor should be 22 µF with series 24Ω resistors and 150kΩ resistors to VCC. The figure below
|
Original
|
S3050
S3050
OC-48,
OC-24,
OC-12,
BLM11B601S
BLM31B601SPB
BLM11B601SPB
OC-24
|
PDF
|
bmw lvds cable
Abstract: TN1037 BLM31b601s plc shift register with latch outputs verilog code for lvds driver vhdl code for lvds driver BLM11B601SPB but prone bmw
Text: ORCA Series 4 I/O User’s Guide August 2002 Technical Note TN1036 Overview of ORCA Series 4 I/O Features In today’s world of high-performance networking systems, designers require flexible, high-performance programmable solutions. Lattice’s ORCA Series 4 FPGAs provide next generation performance. Especially critical for overall system performance and functionality are the capabilities of the I/O. The major I/O features of the ORCA Series
|
Original
|
TN1036
LVCMOS18,
bmw lvds cable
TN1037
BLM31b601s
plc shift register with latch outputs
verilog code for lvds driver
vhdl code for lvds driver
BLM11B601SPB
but prone bmw
|
PDF
|
BLM31b601s
Abstract: BLM11B601S BLM11B601SPB ferrite ring 22 OC-24 S3056
Text: Part Number S3056 Revision 1.0 - November 17, 2000 S3056 PRELIMINARY APPLICATION NOTE Board Decoupling Guidelines MULTI-RATE SONET/SDH/CLOCK RECOVERY UNIT The S3056 supports clock recovery for the OC-48, OC-24, Gigabit Ethernet, OC-12, or OC-3 data rates. The
|
Original
|
S3056
S3056
OC-48,
OC-24,
OC-12,
D186/R309
BLM31b601s
BLM11B601S
BLM11B601SPB
ferrite ring 22
OC-24
|
PDF
|
BLM11B601SPB
Abstract: BLM11B601S BLM31B601S S3063
Text: Part Number S3063 Revision 1.0 – February 7, 2000 S3063 APPLICATION NOTE PLL Board Decoupling Guidelines SONET/SDH/ATM S3063 Example 91 90 89 88 87 86 85 84 83 82 81 80 79 AGND NC AVCC AGND CORE_VCC AVCC AGND CAP1 CAP2 CORE_GND CORE_VCC CORE_GND CORE_VCC
|
Original
|
S3063
S3063
OC-48/STM-16
BLM11B601SPB
BLM11B601S
BLM31B601S
|
PDF
|
BLM31B601SPB
Abstract: S3032 2 uF, capacitors BLM11B601S BLM11B601SPB
Text: Part Number S3032 Revision 1.0 - January 17, 2000 S3032 APPLICATION NOTE Board Decoupling Guidelines SONET/SDH/ATM OC-3/12 Transceiver w/CDR S3032 Example The S3032 transceiver chip is a fully integrated serialization/deserialization SONET OC-12 622.08 Mbit/s and
|
Original
|
S3032
OC-3/12
S3032
OC-12
BLM31B601SPB
BLM11B601SPB
2 uF, capacitors
BLM11B601S
BLM11B601SPB
|
PDF
|
BLM11B601SPB
Abstract: BLM31b601s BLM11B601S PF336
Text: Part Number S2092 Revision 1.0 - March 9, 2000 S2092 PRELIMINARY APPLICATION NOTE Board Decoupling Guidelines SERIAL BACKPLANE RETIMER DEVICE The S2092 supports data retiming from 2.488 Gbps to 2.67 Gbps data rates 2.488 Gbps with FEC overhead data rate capability . The external loop filter components (connected across CAP1 and CAP2 pins) consist of a 10 µF
|
Original
|
S2092
S2092
11GND
BLM11B601SPB
BLM31b601s
BLM11B601S
PF336
|
PDF
|
ELK100
Abstract: BLM11B601S BLM11B601SPB BLM31B601S 1ufd 0805 TN1068
Text: Power Decoupling and Bypass Filtering for Programmable Devices May 2004 Technical Note TN1068 Introduction Designers often overlook the effects of transient currents when designing high-speed systems. This is particularly an important concern when using volatile programmable devices in a system. Due to the nature of the varying
|
Original
|
TN1068
ELK100
BLM11B601S
BLM11B601SPB
BLM31B601S
1ufd 0805
TN1068
|
PDF
|
BLM11B601S
Abstract: BLM11B601SPB BLM31B601SPB S3037 uf41 CA92121
Text: BOARD DECOUPLING GUIDELINES BOARD DECOUPLING GUIDELINES S3037 S3037 SONET/SDH/ATM OC-3/12 TRANSCEIVER w/CDR S3037 EXAMPLE TTLGND 58 57 56 55 54 53 52 51 50 49 39 TTLVCC 38 100 pF 0.1µF 31 RXCAP1 32 RXCAP2 59 60 100 pF 0.1 µF 0.1 µF 41 40 28 RSCLKVCC
|
Original
|
S3037
OC-3/12
S3037
100pF
BLM11B601S
BLM11B601SPB
BLM31B601SPB
uf41
CA92121
|
PDF
|