CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
PDF
|
6004K12
ZNC-B10
ZN-B14
ZNC-B19
ZNC3-B22
ZNC-K19
VXI-11
CHN 550
CHN 545
chn 710
CHN 712
chn 538
CHN 431
CHN 709
CHN 741
chn 738
chn 648 equivalent
|
chn 650
Abstract: chn 825 CHN 838 M-986-2A1 M-986-2A1P M-986-2A1PL T180 N1016 chn 348 CHN 419
Text: M-986-2A1 MF Transceiver • · · · · · · · Functional Description Direct A-Law or m-Law PCM digital input The M-986-2A1 can be set up for various modes of operation by writing two configuration bytes to the coprocessor port. The format of the two configuration bytes is shown in Table 1 and the
|
Original
|
PDF
|
M-986-2A1
chn 650
chn 825
CHN 838
M-986-2A1P
M-986-2A1PL
T180
N1016
chn 348
CHN 419
|
CHN 650
Abstract: CHN 524 CHN 65 kp 1832 M-986-2A1 M-986-2A1P M-986-2A1PL T180 chn 625
Text: M-986-2A1 MF Transceiver Features • Direct A-Law or µ-Law PCM digital input • 2.048 Mb/s clocking • Operates with standard codecs for analog interfacing • Microprocessor read/write interface • Binary or 2-of-6 data formats • Dual-channel • 5 volt power
|
Original
|
PDF
|
M-986-2A1
M-986-2A1
M-986
DS-M986-2A1-R3
CHN 650
CHN 524
CHN 65
kp 1832
M-986-2A1P
M-986-2A1PL
T180
chn 625
|
CHN 703
Abstract: chn 823 CHN 524 chn 508 CHN 838 chn 348 CHN 650 CHN 030 M-986-1R1 ST CHN 510
Text: M-986-1R1 and -2R1 MFC Transceivers • · · · · · · · For the R1 versions of the M-986, m-law is used for coding/decoding. The M-986 is configured and controlled through an integral coprocessor port. Direct m-Law PCM digital input 2.048 Mb/s clocking
|
Original
|
PDF
|
M-986-1R1
M-986,
M-986
M-986-XR1
CHN 703
chn 823
CHN 524
chn 508
CHN 838
chn 348
CHN 650
CHN 030
ST CHN 510
|
chn 825
Abstract: chn 348
Text: M-976-2C2 MFC Transceiver Features • M-976-2C2 MFC Transceiver • Designed for R2 MF signaling transmit and receive levels used in China • Direct A-Law PCM digital input • 2.048 Mb/s clocking • Programmable forward/backward mode • Programmable compelled/direct control
|
Original
|
PDF
|
M-976-2C2
M-976-2C2
M-976
DS-M976-2C2-R3
chn 825
chn 348
|
Untitled
Abstract: No abstract text available
Text: M-986-2R2 MFC Transceivers Features • Direct A-Law PCM digital input • 2.048 Mb/s clocking • Programmable forward/backward mode • Programmable compelled/direct control • Operates with standard codecs for analog interfacing • Microprocessor read/write interface
|
Original
|
PDF
|
M-986-2R2
M-986-1R2
40-pin
M-9861R2
DS-M986-2R2-R3
|
50/CHN 846
Abstract: dr-2m eton e3 LT 1740 M-986-1R1 M-986-1R2 M-986-1R2P M-986-1R2PL M-986-2R2 M-986-2R2P
Text: M-986-1R2 and -2R2 MFC Transceivers • · · · · · · · · · The M-986 can be configured by the customer to operate with the transmitter and receiver either coupled together or independently, allowing it to handlea compelled cycle automatically or via command from the host processor. For the R2 versions of
|
Original
|
PDF
|
M-986-1R2
M-986
M-986,
50/CHN 846
dr-2m
eton e3
LT 1740
M-986-1R1
M-986-1R2P
M-986-1R2PL
M-986-2R2
M-986-2R2P
|
chn 508
Abstract: cherry master 99 pinout CHN 846 CHN 524 cherry master pinout CHN 650 M-986 chn 348 r2f transistor M-986-1R1
Text: M-986-2R2 MFC Transceivers Features • Direct A-Law PCM digital input • 2.048 Mb/s clocking • Programmable forward/backward mode • Programmable compelled/direct control • Operates with standard codecs for analog interfacing • Microprocessor read/write interface
|
Original
|
PDF
|
M-986-2R2
M-986-1R2
40-pin
M-9861R2
M-986-2R2
DS-M986-2R2-R3
chn 508
cherry master 99 pinout
CHN 846
CHN 524
cherry master pinout
CHN 650
M-986
chn 348
r2f transistor
M-986-1R1
|
M-976-2C2P
Abstract: M-976-2C2PL cherry master pinout 15 ca CHN chn 625
Text: M-976-2C2 MFC Transceiver • · · · · · · · · · · Designed for R2 MF signaling transmit and receive levels used in China input. Each channel can be connected to an analog source using a coder-decoder codec as shown in Figure 1. Direct A-Law PCM digital input
|
Original
|
PDF
|
M-976-2C2
M-976
M-976se
M-976-2C2P
M-976-2C2PL
cherry master pinout
15 ca CHN
chn 625
|
CHN b42
Abstract: chn 743 pin of chn 743 chn 529 CHN 524 chn 729 CHN 849 CHN 616 CHN 847 RYM 17-18
Text: ADSP-21065L SHARC DSP Technical Reference Revision 2.0, July 2003 Part Number 82-001903-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
PDF
|
ADSP-21065L
I-127
I-128
16-bit
CHN b42
chn 743
pin of chn 743
chn 529
CHN 524
chn 729
CHN 849
CHN 616
CHN 847
RYM 17-18
|
Digital Alarm Clock using 8051
Abstract: chn 448 chn 706 CHN 632 CHN 703 RAM 2112 256 word 32.768mhz pin hole thru chn 608 microcontroller 8051 application of alarm clock octal tri state buffer ic
Text: áç XRT84L38 OCTAL T1/E1/J1 FRAMER FEBRUARY 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.
|
Original
|
PDF
|
XRT84L38
XRT84L38
Digital Alarm Clock using 8051
chn 448
chn 706
CHN 632
CHN 703
RAM 2112 256 word
32.768mhz pin hole thru
chn 608
microcontroller 8051 application of alarm clock
octal tri state buffer ic
|
CHN G4 136
Abstract: chn7 SA8 357 TR54016 XRT83L38 XRT84L38 XRT84L38IB 7174B 8ch LOW SATURATION DRIVER C1-168
Text: XRT84L38 OCTAL T1/E1/J1 FRAMER SEPTEMBER 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error
|
Original
|
PDF
|
XRT84L38
XRT84L38
CHN G4 136
chn7
SA8 357
TR54016
XRT83L38
XRT84L38IB
7174B
8ch LOW SATURATION DRIVER
C1-168
|
CHN G4 124
Abstract: CHN G4 329
Text: áç XRT84L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER JULY 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.
|
Original
|
PDF
|
XRT84L38
XRT84L38
CHN G4 124
CHN G4 329
|
rbs 6201 manual
Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/
|
Original
|
PDF
|
XRT86L38
XRT86L38
TR54016,
G-703,
rbs 6201 manual
rbs 6201 POWER CONSUMPTION
chn 452
rbs 6201 specification
chn 710
SCR PIN CONFIGURATION CHN 035
RBS 6201 INFORMATION
SDH 209
rbs 6201
LOP 36 AF
|
|
|
HMI Software SIMATIC ProTool
Abstract: TD200 display manual book PLC siemens S7-200 TP177B Wiring Diagram s7-200 siemens siemens simatic op17 siemens simatic op7 manual manual repair offline ups 600 va siemens simatic op7 Wiring Diagram s7-300 analog module
Text: Automation and Drives Human Machine Interface Postfach 4848 90327 NÜRNBERG Germany w w w. s i e m e n s .c o m/ a uto ma t i o n The information provided in this catalog contains descriptions or characteristics of performance which in case of actual use do not always apply as described
|
Original
|
PDF
|
E86060-K4680-A101-B4-7600
HMI Software SIMATIC ProTool
TD200 display
manual book PLC siemens S7-200
TP177B
Wiring Diagram s7-200 siemens
siemens simatic op17
siemens simatic op7 manual
manual repair offline ups 600 va
siemens simatic op7
Wiring Diagram s7-300 analog module
|
SDH 209
Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
Text: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
PDF
|
XRT86VL38
XRT86VL38
SDH 209
DMO 565 R
SCR PIN CONFIGURATION CHN 035
CHN G4 309
telephone schemes
sa8316
dmo 265
CHN G4 329
|
rx1a 1244
Abstract: CHN 616 ice 8040 ADSP-21065L h 945 p 4000 CMOS texas instruments 0x200014 F15-F8 PM48 multi timer Chn 835
Text: ADSP-21065L SHARC DSP User’s Manual Revision 2.0, July 2003 Part Number 82-001833-01 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent
|
Original
|
PDF
|
ADSP-21065L
I-127
I-128
16-bit
rx1a 1244
CHN 616
ice 8040
h 945 p
4000 CMOS texas instruments
0x200014
F15-F8
PM48 multi timer
Chn 835
|
chn 348
Abstract: CHN 314 chn 317 CHN 852 chn 440
Text: 2 Megabit 256K x 8 SuperFlash MTP SST37VF020 Prelim inary Specifications FEATURES: • • 2.7-3.6V Read Operation Fast Programming Operation Superior Reliability - - Features Electrical Erase Endurance: At least 1000 Cycles Greater than 100 years Data Retention
|
OCR Scan
|
PDF
|
SST37VF020
32-Pin
SST37VF020
chn 348
CHN 314
chn 317
CHN 852
chn 440
|
chn 348
Abstract: CHN 488
Text: 1.80 1.76 1. 2. 3. 4. 5. 6. 7. FOR USE WITH BOEING BM S13-65 OF & ADAMS RUSSELL FC14Z CABLES. FOR CABLING INSTRUCTIONS SEE 3-54 6-1 . FOR CRIMPING USE DIE KTH-2161. INTERFACE PER MIL-STD-348, FIG. 313-2. CENTER CONTACT 1-3999-4M A9 SUPPUED UNASSEMBLED. MARK PACKAGE: KINGS 12 2-37-9 (DATE CODE)
|
OCR Scan
|
PDF
|
S13-65
FC14Z
KTH-2161.
MIL-STD-348,
1-3999-4M
ASTM-D-1710
-B-196
-A-59588
ASTM-B16
-B-488
chn 348
CHN 488
|
Untitled
Abstract: No abstract text available
Text: Jdt Integrated Device Technology, Inc. 3.3V CMOS STATIC RAM 1 MEG 128K x 8-BIT) REVOLUTIONARY PINOUT IDT71V124 FEATURES: DESCRIPTION: • 128K x 8 advanced high-speed CMOS static RAM • JEDEC revolutionary pinout (center power/GND) for reduced noise • Commercial (0° to 70°C) and Industrial (-40° to +85°C)
|
OCR Scan
|
PDF
|
IDT71V124
IDT71V124
576-bit
400-m
|
16/BES 516 356 Av Z 142
Abstract: No abstract text available
Text: Table of Contents IN T R O D U C T IO N .1 ORDERING INFO RM ATION . 2 TABLE OF C O N T E N T S . 3 ALPH ABETICAL I N D E X . 5 N U M ER ICA L I N D E X . 7 CA PA BILITIES.9
|
OCR Scan
|
PDF
|
|
TDA 8375 pin voltage
Abstract: No abstract text available
Text: VLSI T ec h n o lo g y , in c . VL85C30 ENHANCED SERIAL COMMUNICATIONS CONTROLLER ESCC FEATURES DESCRIPTION • Enhanced SCC functions support DMA - 14-bit byte counter - 19-bit wide FIFO • Low power consuming CMOS The VL85C30 CMOS Enhanced Serial Communications Controller (ESCC) is a
|
OCR Scan
|
PDF
|
VL85C30
14-bit
19-bit
VL85C30
TDA 8375 pin voltage
|
IN4153
Abstract: ODDO432 4K11 VAUC
Text: DYMEC INC at DE I 3 G C m a b 0 0 0 0 4 2 e] T -5 1 -1 0 -1 2 ANALOG TO DIGITAL CONVERTERS VERY HIGH SPEED MODELS MAX. TOTAL CONVERSION TIMES DOWN TO: 6 5 0 n s . 8 Bits 8 5 0 n s .10 Bits 1 .7 u s . 12 Bits
|
OCR Scan
|
PDF
|
T-51-10-12
000042e]
650ns.
850ns.
-10V/Â
IN4153
ODDO432
4K11
VAUC
|
IN4153
Abstract: ODDO432 4K11 Dynamic Measurements Dynamic Measurements Corp
Text: DYMEC INC at DE I 3 G C m a b 0 0 0 0 4 2 e] T -5 1 -1 0 -1 2 ANALOG TO DIGITAL CONVERTERS VERY HIGH SPEED MODELS MAX. TOTAL CONVERSION TIMES DOWN TO: 6 5 0 n s . 8 Bits 8 5 0 n s .10 Bits 1 .7 u s . 12 Bits
|
OCR Scan
|
PDF
|
T-51-10-12
000042e]
650ns.
850ns.
-10V/Â
IN4153
ODDO432
4K11
Dynamic Measurements
Dynamic Measurements Corp
|
