Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CLKDIV10 Search Results

    CLKDIV10 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Silabs

    Abstract: AN201 CEX5 write c8051f310 interfacing through SPI interface CIP-51 TQFP-48 C8051F361 C8051Fxxx C8051F32 P32238
    Text: C8051F360/1/2/3/4/5/6/7/8/9 Mixed Signal ISP Flash MCU Family ‘F360/1/2/6/7/8/9 only Two Comparators • • • - Programmable hysteresis and response time Configurable as interrupt or reset source Low current (0.4 µA) intrusive in-system debug (no emulator required)


    Original
    PDF C8051F360/1/2/3/4/5/6/7/8/9 F360/1/2/6/7/8/9 Silabs AN201 CEX5 write c8051f310 interfacing through SPI interface CIP-51 TQFP-48 C8051F361 C8051Fxxx C8051F32 P32238

    ECSS-E-50-12A

    Abstract: ECSS-E-50-12 SpaceWire
    Text: SpaceWire Codec with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet Features Description • Full implementation of SpaceWire standard ECSS-E-50-12A • Protocol ID extension ECSS-E-50-11 • RMAP protocol ECSS-E-50-11 • AMBA AHB back-end with DMA • Descriptor-based autonomous multi-packet


    Original
    PDF ECSS-E-50-12A ECSS-E-50-11 ECSS-E-50-12A ECSS-E-50-12 SpaceWire

    CYGNAL c8051f124

    Abstract: c8051f124 interface with 64k SRAM codes C8051F124 DS008 C8051F120DK 100-PIN RD2003 MCS51 programming adapter
    Text: C8051F120/1/2/3 C8051F124/5/6/7 Preliminary High-Speed Mixed-Signal ISP FLASH MCU ANALOG PERIPHERALS - SAR ADC • 12-Bit C8051F120/1/4/5 10-Bit (C8051F122/3/6/7) • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-Ended or


    Original
    PDF C8051F120/1/2/3 C8051F124/5/6/7 12-Bit C8051F120/1/4/5) 10-Bit C8051F122/3/6/7) 12-bit B-100 CIP-51 MCS-51 CYGNAL c8051f124 c8051f124 interface with 64k SRAM codes C8051F124 DS008 C8051F120DK 100-PIN RD2003 MCS51 programming adapter

    CIP-51

    Abstract: IR 126 D 24 c8051F120 UART0 sample program C8051F132
    Text: High Speed 8051 µC Core - Pipelined Instruction Architecture; Executes 70% of - Instruction Set in 1 or 2 System Clocks 100 MIPS or 50 MIPS Throughput with On-chip PLL 2-cycle 16 x 16 MAC Engine C8051F120/1/2/3 and C8051F130/1/2/3 Only Memory - 8448 Bytes Internal Data RAM (8k + 256)


    Original
    PDF C8051F120/1/2/3 C8051F130/1/2/3 1024-byte 100TQFP) 64TQFP) C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 CIP-51 IR 126 D 24 c8051F120 UART0 sample program C8051F132

    c8051f360

    Abstract: Silabs C8051F368 4580 REN
    Text: C8051F360/1/2/3/4/5/6/7/8/9 Mixed Signal ISP Flash MCU Family ‘F360/1/2/6/7/8/9 only Two Comparators • • • - Programmable hysteresis and response time Configurable as interrupt or reset source Low current (TBD µA) intrusive in-system debug (no emulator required)


    Original
    PDF C8051F360/1/2/3/4/5/6/7/8/9 10-Bit F360/1/2/6/7/8/9 F360/1/2/3/4/5/6/7) F368/9) 1024-byte c8051f360 Silabs C8051F368 4580 REN

    C8051F410-GQ

    Abstract: C8051F410 crystal oscillators used in pcb an10216-01 i2c C8051F412-GQ 32-PIN C8051F411 C8051F412 C8051F413 CIP-51
    Text: C8051F410/1/2/3 2.0 V, 32/16 kB Flash, smaRTClock, 12-bit ADC MCU Analog Peripherals - 12-Bit ADC ±1 LSB INL; no missing codes Programmable throughput up to 200 ksps Up to 24 external inputs Data dependent windowed interrupt generator Built-in temperature sensor ±3 °C


    Original
    PDF C8051F410/1/2/3 12-bit C8051F410-GQ C8051F410 crystal oscillators used in pcb an10216-01 i2c C8051F412-GQ 32-PIN C8051F411 C8051F412 C8051F413 CIP-51

    verilog code for johnson counter

    Abstract: 2100 1BZ Q0011 Q1100 16HF80 CLKDIV10 B1111 1650 LD A00000000 ps138
    Text: APPLICATION NOTE CPLDs Verilog models of commonly used digital functions for targeting Philips CPLDs Preliminary Programmable Logic Software 1997 May 22 Philips Semiconductors Preliminary Verilog models of commonly used digital functions CPLDs INTRODUCTION


    Original
    PDF 888-coreg verilog code for johnson counter 2100 1BZ Q0011 Q1100 16HF80 CLKDIV10 B1111 1650 LD A00000000 ps138

    leon3

    Abstract: RTAX2000 LEON3FT STK4050II vhdl code CRC ECSS-E-ST-50-11C ahb fsm KEY Component for MIL-STD-1553 IP Core for FPGA APB VHDL code AMBA ahb bus protocol
    Text: SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet GAISLER Features Description • Full implementation of SpaceWire standard ECSS-E-ST-50-12C • Protocol ID extension ECSS-E-ST-50-11C • RMAP protocol ECSS-E-ST-50-11C • AMBA AHB back-end with DMA


    Original
    PDF ECSS-E-ST-50-12C ECSS-E-ST-50-11C leon3 RTAX2000 LEON3FT STK4050II vhdl code CRC ECSS-E-ST-50-11C ahb fsm KEY Component for MIL-STD-1553 IP Core for FPGA APB VHDL code AMBA ahb bus protocol

    VHDL code for traffic light controller

    Abstract: vhdl code for 4 bit barrel shifter vhdl code for 8 bit barrel shifter vhdl code for 16 BIT BINARY DIVIDER vhdl code for 16 bit barrel shifter vhdl code for demultiplexer Code vhdl traffic light schematic counter traffic light vhdl code for a 9 bit parity generator vhdl code for 4-bit counter
    Text: APPLICATION NOTE CPLDs VHDL models of commonly used digital functions for targeting Philips CPLDs Preliminary Programmable Logic Software 1996 Sep 30 Philips Semiconductors Preliminary VHDL models of commonly used digital functions CPLDs INTRODUCTION This application note provides VHDL models,test fixtures, and simulation results for many commonly used digital


    Original
    PDF

    7-DS12

    Abstract: 100-PIN 8051 c programming examples C8051F120
    Text: C8051F120/1/2/3/4/5/6/7 High-Speed Mixed-Signal ISP FLASH MCU Family ANALOG PERIPHERALS - SAR ADC • 12-Bit C8051F120/1/4/5 10-Bit (C8051F122/3/6/7) • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-Ended or


    Original
    PDF C8051F120/1/2/3/4/5/6/7 12-Bit C8051F120/1/4/5) 10-Bit C8051F122/3/6/7) 12-bit 7-DS12 100-PIN 8051 c programming examples C8051F120

    C8051F120DK

    Abstract: c8051f124 interface with 64k SRAM codes CYGNAL motorola better program c8051F120 UART0 sample program c8051F120 UART0 transmit and receive program C8051F122
    Text: C8051F120/1/2/3 C8051F124/5/6/7 Preliminary High-Speed Mixed-Signal ISP FLASH MCU ANALOG PERIPHERALS - SAR ADC • 12-Bit C8051F120/1/4/5 10-Bit (C8051F122/3/6/7) • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-Ended or


    Original
    PDF C8051F120/1/2/3 C8051F124/5/6/7 12-Bit C8051F120/1/4/5) 10-Bit C8051F122/3/6/7) B-100 CIP-51 MCS-51 DS008-0 C8051F120DK c8051f124 interface with 64k SRAM codes CYGNAL motorola better program c8051F120 UART0 sample program c8051F120 UART0 transmit and receive program C8051F122

    c8051F120 UART0 sample program

    Abstract: c8051F120 UART0 transmit and receive program C8051F130 Target Board C8051F120 CIP-51
    Text: C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family High Speed 8051 µC Core - Pipelined Instruction Architecture; Executes 70% of Analog Peripherals - 10 or 12-bit SAR ADC • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-


    Original
    PDF C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 12-bit c8051F120 UART0 sample program c8051F120 UART0 transmit and receive program C8051F130 Target Board C8051F120 CIP-51

    C8051F360

    Abstract: Silabs CIP-51 TQFP-48 79ma f36012 CPS20
    Text: C8051F360/1/2/3/4/5/6/7/8/9 Mixed Signal ISP Flash MCU Family Analog Peripherals - 10-Bit ADC ‘F360/1/2/6/7/8/9 only • Up to 200 ksps • Up to 21 external single-ended or differential inputs • VREF from internal VREF, external pin or VDD • Internal or external start of conversion source


    Original
    PDF C8051F360/1/2/3/4/5/6/7/8/9 10-Bit F360/1/2/6/7/8/9 F360/1/2/3/4/5/6/7) F368/9) C8051F360 Silabs CIP-51 TQFP-48 79ma f36012 CPS20

    c8051F120 UART0 transmit and receive program

    Abstract: c8051F120 UART0 sample program MV1100 C8051F06x C8051F130 Target Board CIP-51 AIN24 1943 5200
    Text: C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 Mixed Signal ISP Flash MCU Family High Speed 8051 µC Core - Pipelined Instruction Architecture; Executes 70% of Analog Peripherals - 10 or 12-bit SAR ADC • ± 1 LSB INL • Programmable Throughput up to 100 ksps • Up to 8 External Inputs; Programmable as Single-


    Original
    PDF C8051F120/1/2/3/4/5/6/7 C8051F130/1/2/3 12-bit c8051F120 UART0 transmit and receive program c8051F120 UART0 sample program MV1100 C8051F06x C8051F130 Target Board CIP-51 AIN24 1943 5200