Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY28353OXC Search Results

    SF Impression Pixel

    CY28353OXC Price and Stock

    Skyworks Solutions Inc CY28353OXC-2

    IC CLK BUFFER 1:6 170MHZ 28SSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY28353OXC-2 Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Skyworks Solutions Inc CY28353OXC-2T

    IC CLK BUFFER 1:6 170MHZ 28SSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY28353OXC-2T Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $5.71306
    • 10000 $5.71306
    		Buy Now

    CY28353OXC Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY28353OXC-2 Silicon Laboratories Clock/Timing - Clock Buffers, Drivers, Integrated Circuits (ICs), IC CLK BUFFER 1:6 170MHZ 28SSOP Original PDF
    CY28353OXC-2T Silicon Laboratories Clock/Timing - Clock Buffers, Drivers, Integrated Circuits (ICs), IC CLK BUFFER 1:6 170MHZ 28SSOP Original PDF

    CY28353OXC Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    CY28353OXC-2

    Abstract: CY28353-2 CY28353OC-2 CY28353OXC
    Text: CY28353-2 Differential Clock Buffer/Driver Features Description • Phase-locked loop PLL clock distribution for double data rate synchronous DRAM applications This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential data input and output levels.


    Original     		CY28353-2 CY28353-2 CY28353OXC-2 CY28353OC-2 CY28353OXC PDF

    CY28353-2

    Abstract: CY28353OC-2 PF110F
    Text: CY28353-2 Differential Clock Buffer/Driver Features Description • Phase-locked loop PLL clock distribution for double data rate synchronous DRAM applications This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential data input and output levels.


    Original     		CY28353-2 CY28353-2 CY28353OC-2 PF110F PDF

    Untitled

    Abstract: No abstract text available
    Text: CY28353-2 Differential Clock Buffer/Driver Features Description • Phase-locked loop PLL clock distribution for double data rate synchronous DRAM applications This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential data input and output levels.


    Original     		CY28353-2 28-pin PDF