Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY37192V Search Results

    SF Impression Pixel

    CY37192V Price and Stock

    Rochester Electronics LLC CY37192VP160-66AXC

    IC CPLD 192MC 20NS 160TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY37192VP160-66AXC Tray 22 17
    • 1 -
    • 10 -
    • 100 $18.49
    • 1000 $18.49
    • 10000 $18.49
    		Buy Now

    Infineon Technologies AG CY37192VP160-66AXC

    IC CPLD 192MC 20NS 160TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY37192VP160-66AXC Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Infineon Technologies AG CY37192VP160-100AXC

    IC CPLD 192MC 12NS 160TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY37192VP160-100AXC Bag
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Cypress Semiconductor CY37192VP160-66AXC

    EE PLD, 20ns, 192-Cell PQFP160 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics CY37192VP160-66AXC 22 1
    • 1 $17.78
    • 10 $17.78
    • 100 $16.71
    • 1000 $15.11
    • 10000 $15.11
    		Buy Now

    CY37192V Datasheets (15)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY37192V Cypress Semiconductor UltraLogic 3.3V 192-Macrocell ISR CPLD Original PDF
    CY37192V Cypress Semiconductor 5V, 3.3V, ISR High-Performance CPLDs Original PDF
    CY37192VP Cypress Semiconductor 5V, 3.3V, ISR High-Performance CPLDs Original PDF
    CY37192VP160-100AC Cypress Semiconductor UltraLogic 3.3V 192-Macrocell ISR CPLD Original PDF
    CY37192VP160-100AC Cypress Semiconductor 5V, 3.3V, ISR High-Performance CPLDs Original PDF
    CY37192VP160-100AC Cypress Semiconductor 3.3V, ISR High-Performance CPLD Original PDF
    CY37192VP160-100AC Cypress Semiconductor Embedded - CPLDs (Complex Programmable Logic Devices), Integrated Circuits (ICs), IC CPLD 192MC 12NS 160LQFP Original PDF
    CY37192VP160-100AXC Cypress Semiconductor 5V, 3.3V, ISRTM High-Performance CPLDs Original PDF
    CY37192VP160-66AC Cypress Semiconductor 3.3V, ISR High-Performance CPLD Original PDF
    CY37192VP160-66AC Cypress Semiconductor 5V, 3.3V, ISR High-Performance CPLDs Original PDF
    CY37192VP160-66AC Cypress Semiconductor UltraLogic 3.3V 192-Macrocell ISR CPLD Original PDF
    CY37192VP160-66AI Cypress Semiconductor 3.3V, ISR High-Performance CPLD Original PDF
    CY37192VP160-66AI Cypress Semiconductor 5V, 3.3V, ISR High-Performance CPLDs Original PDF
    CY37192VP160-66AI Cypress Semiconductor UltraLogic 3.3V 192-Macrocell ISR CPLD Original PDF
    CY37192VP160-66AXC Cypress Semiconductor 5V, 3.3V, ISRTM High-Performance CPLDs Original PDF

    CY37192V Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12.0 ns Features — tS = 7.0 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant • 3.3V In-System Reprogrammable™ ISR™


    Original     		PDF CY37192V 192-Macrocell

    CY37192

    Abstract: CY37192V
    Text: PRELIMINARY CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — tS = 7 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant • 3.3V In-System Reprogrammable™ ISR™


    Original     		PDF CY37192V 192-Macrocell CY37192 CY37192V

    CY37192

    Abstract: CY37192V
    Text: Back PRELIMINARY CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — tS = 7 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant • 3.3V In-System Reprogrammable™ ISR™


    Original     		PDF CY37192V 192-Macrocell CY37192 CY37192V

    ASE BGA

    Abstract: tsmc mos 45 7C37655B CY37256
    Text: Cypress Semiconductor Product Qualification Report QTP# 99457 Revision 1.3 September 2000 High-Performance CPLDs Family CY37192P CY37192VP UltraLogic 192 Macrocell ISR™ CPLDs CY37256P CY37256VP UltraLogic™ 256 Macrocell ISR™ CPLDs CYPRESS TECHNICAL CONTACT FOR QUALIFICATION DATA:


    Original     		PDF CY37192P CY37192VP CY37256P CY37256VP CY37192 /CY37256* CY37256P160-AC ASE BGA tsmc mos 45 7C37655B CY37256

    tlp 453

    Abstract: No abstract text available
    Text: fax id: 6151 PRELIMINARY Ultra37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 10 ns Features — tS = 5.5 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant


    Original     		PDF Ultra37192V 192-Macrocell IEEE1149 tlp 453

    Device-List

    Abstract: cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2
    Text: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which


    Original     		PDF ALL-11 Z86E73 Z86E83 Z89371 ADP-Z89371/-PL Z8E000 ADP-Z8E001 Z8E001 Device-List cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2

    CY37512P208-100UMB

    Abstract: CY37512P208-100UM CY37032VP44-100AI CY37256P160-83UM CY37064P44-154YMB CY37256P160-125UMB CERAMIC leaded CHIP CARRIER CLCC 68
    Text: Family PRELIMINARY Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features General Description • In-System Reprogrammable ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    Original     		PDF Ultra37000TM 222-MHz CY37512P208-100UMB CY37512P208-100UM CY37032VP44-100AI CY37256P160-83UM CY37064P44-154YMB CY37256P160-125UMB CERAMIC leaded CHIP CARRIER CLCC 68

    CY37032VP44-100AI

    Abstract: CY37064P44-154YMB CY37512P208-100UMB
    Text: Family Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    Original     		PDF Ultra37000TM CY37032VP44-100AI CY37064P44-154YMB CY37512P208-100UMB

    CY37192

    Abstract: CY37192V ultraISR CABLE
    Text: 7192 Back CY37192 UltraLogic 192-Macrocell ISR™ CPLD Features • • • • • • • • • • • 192 macrocells in twelve logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes


    Original     		PDF CY37192 192-Macrocell 160-pin CY37192 CY37192V ultraISR CABLE

    vhdl code for dice game

    Abstract: Video Proc 3.3V 0.07A 64-Pin PQFP ez811 GRAPHICAL LCD interfaced with psoc 5 cypress ez-usb AN2131QC CYM9239 vhdl code PN 250 code generator CY3649 cy7c63723 Keyboard and Optical mouse program CY7C9689 ethernet
    Text: Product Selector Guide Communications Products Description Pins Part Number Freq. Range Mbps ICC (mA) Packages* 3.3V SONET/SDH PMD Transceiver 2.5V SiGe Low Power SONET/SDH Transceiver SONET/SDH Transceiver w/ 100K Logic 2.5 G-Link w/ 100K Logic OC-48 Packet Over SONET (POS) Framer


    Original     		PDF OC-48 CYS25G0101DX CYS25G0102 CYS25G01K100 CYP25G01K100 CY7C9536 CY7C955 CY7B952 CY7B951 10BASE vhdl code for dice game Video Proc 3.3V 0.07A 64-Pin PQFP ez811 GRAPHICAL LCD interfaced with psoc 5 cypress ez-usb AN2131QC CYM9239 vhdl code PN 250 code generator CY3649 cy7c63723 Keyboard and Optical mouse program CY7C9689 ethernet

    5962-9951902QYA

    Abstract: CY37128P100-125AXC U208 5962-9952301QZC CERAMIC LEADLESS CHIP CARRIER CY37032P44-125JXC CY37512P256-100BGI CY37192 CY37256 CY37384
    Text: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes


    Original     		PDF Ultra37000 CY37128P160-100AXC, CY37128P100-100AXI, CY37192P160-154AXC, CY37192P160-125AXC, CY37192P160-125AXI, CY37192P160-83AXC, CY37192P160-83AXI, CY37256P160-154AXC, CY37256P160-125AXC, 5962-9951902QYA CY37128P100-125AXC U208 5962-9952301QZC CERAMIC LEADLESS CHIP CARRIER CY37032P44-125JXC CY37512P256-100BGI CY37192 CY37256 CY37384

    CY37032VP44-100AI

    Abstract: 5962-9952502QZC 400BA
    Text: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    Original     		PDF Ultra37000 CY37032VP44-100AI 5962-9952502QZC 400BA

    CY37032VP44-100AI

    Abstract: CY37064P44-154YMB
    Text: Family PRELIMINARY Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features General Description • In-System Reprogrammable ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    Original     		PDF Ultra37000TM 222-MHz 84-Pin 1-80095-A CY37032VP44-100AI CY37064P44-154YMB

    CY37032VP44-100AI

    Abstract: No abstract text available
    Text: Family Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    Original     		PDF Ultra37000TM CY37032VP44-100AI

    CY37032

    Abstract: CY37032V CY37064 CY37064V CY37128 CY37128V CY37192 CY37256 CY37384 CY37512
    Text: 1Ultra37000 Features Family Ultra37000: December 13, 1996 Revision: March 15, 2001 Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability


    Original     		PDF 1Ultra37000 Ultra37000: Ultra37000TM CY37032 CY37032V CY37064 CY37064V CY37128 CY37128V CY37192 CY37256 CY37384 CY37512

    CY37064

    Abstract: ULTRA37000 CY37032 CY37032V CY37064V CY37128 CY37128V CY37192 CY37256 CY37384
    Text: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes


    Original     		PDF Ultra37000 CY37128V BB100 CY37032VP44-143JC CY37032VP44-100JC CY37032VP44-100JI CY37064VP44-143JC CY37064VP84-143JC CY37064VP44-100JC CY37064VP84-100JC CY37064 CY37032 CY37032V CY37064V CY37128 CY37192 CY37256 CY37384

    CY37032P44-154AXI

    Abstract: CY37128P160-125AC 5962-9951902QYA CY37032 CY37032V CY37064 CY37064V CY37128 CY37128V CY37192
    Text: Ultra37000 CPLD Family 5V, 3.3V, ISR High-Performance CPLDs Features General Description • In-System Reprogrammable™ ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes do not cause pinout changes — Design changes do not cause timing changes


    Original     		PDF Ultra37000 proY37192P160-83AXI, CY37256P160-154AXC, CY37256P160-125AXC, CY37256P160-125AXI, CY37256P160-83AXC, CY37256P160-83AXI, CY37032VP44-143AXC, CY37032VP44-100AXC, CY37032VP44-100AXI, CY37032P44-154AXI CY37128P160-125AC 5962-9951902QYA CY37032 CY37032V CY37064 CY37064V CY37128 CY37128V CY37192

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — ts = 7 n s • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — tco = 6.5 ns Product-term clocking IEEE 1149.1 JTAG boundary scan Programmable slew rate control on individual l/Os


    OCR Scan     		PDF CY37192V 192-Macrocell 160-pin

    Untitled

    Abstract: No abstract text available
    Text: CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD Features — tpD = 12 ns — ts = 7 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — tco = 6 .5 ns • Product-term clocking — 3.3V ISR • IEEE 1149.1 JTAG boundary scan


    OCR Scan     		PDF CY37192V 192-Macrocell

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY Cr CY37192 UltraLogic 192-Macrocell ISR™ CPLD — tco = 4.5 ns Features • 192 macrocells in twelve logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes


    OCR Scan     		PDF CY37192 192-Macrocell 160-pin

    clcc land pattern

    Abstract: CY37512VP208-66UMB CY37032VP44-100AI CY37064P44-154YMB CY37256P160-125UMB TO-220AB/clcc land pattern
    Text: CYPRESS PRELIMINARY Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs General Description Features • In-System Reprogram mable ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    OCR Scan     		PDF Ultra37000TM Ultra37000 22V10 clcc land pattern CY37512VP208-66UMB CY37032VP44-100AI CY37064P44-154YMB CY37256P160-125UMB TO-220AB/clcc land pattern

    Untitled

    Abstract: No abstract text available
    Text: CY37192 UltraLogic 192-Macrocell ISR™ CPLD Features — tco = 4 .5 ns • Product-term clocking • 192 macrocells in twelve logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes d on’t cause pinout changes


    OCR Scan     		PDF CY37192 192-Macrocell 160-pin CY37192V, Y37128/37128V, CY372n

    l0249

    Abstract: CY37032VP44-100AI
    Text: CYPRESS PRELIMINARY Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs General Description Features • In-System Reprogram mable ISR™ CMOS CPLDs — JTAG interface for reconfigurability — Design changes don’t cause pinout changes — Design changes don’t cause timing changes


    OCR Scan     		PDF Ultra37000TM Ultra37000 22V10 84-Pin l0249 CY37032VP44-100AI

    ncl016

    Abstract: No abstract text available
    Text: •gg P R E L IM IN A R Y ^^^B88888888888888888888SSi^ Ultra37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — ts = 7 n s • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — tco = 6.5 ns Product-term clocking


    OCR Scan     		PDF B88888888888888888888SSi^ Ultra37192V 192-Macrocell IEEE1149 160-pin ncl016