Untitled
Abstract: No abstract text available
Text: PRELIMINARY CYPRESS SEMICONDUCTOR F eatures • S u p p o rts 66-M H z P e n tiu m lu C PU ca ch e system s • A vailab le in stan d ard PLC C /LC C CY7B173A CY7B174A 32K x 9 Synchronous Cache R/W RAM • D irect in terface w ith the p ro cesso r and extern al ca ch e con tro ller
|
OCR Scan
|
PDF
|
CY7B173A
CY7B174A
i486/P
|
11ax
Abstract: 80486 microprocessor pin out diagram
Text: PRELIMINARY CYPRESS SEMICONDUCTOR Features 32K x 9 Synchronous Cache R/W RAM • D irect interface with the processor and external cache controller Supports 66-M Hz Pentium " CPU cache systems • TWo complementary synchronous chip enables Available in standard PLCC/LCC
|
OCR Scan
|
PDF
|
CY7B173A
CY7B174A
i486/Pentium
7B173A)
7B174A)
44-pin
44-Square
--10JC
--14LMB
11ax
80486 microprocessor pin out diagram
|
Untitled
Abstract: No abstract text available
Text: / u i f o / t n . i£ /o /9 U Revision: Monday, January 11,1993 IC Y P *•*% * IM PRELIM INARY CYPRESS ~ — . SEMICONDUCTOR Features • Supports 66-MHz cache systems • Available in PQFP with 25-Mil lead pitch • BiCMOS for optimum speed/power • 9-ns access delay clock to output
|
OCR Scan
|
PDF
|
CY7B173A
CY7B174A
66-MHz
25-Mil
i48ti/Pentium
7B173A)
7B174A)
|
Untitled
Abstract: No abstract text available
Text: /D1/J/4A: iü/e/90 Revision: Monday, January 11,1993 -W £3 *993 PRELIMINARY r^ Y P P F Q c — SEMICONDUCTOR 32K x 9 Synchronous Cache R/W RAM • IWo complementary synchronous chip selects • Asynchronous output enable Features • Supports 66-MHz cache systems
|
OCR Scan
|
PDF
|
/e/90
CY7B173A
CY7B174A
CY7B173A
CY7B174A
|