CY7B9910
Abstract: CY7B9920
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Features • • • • • • • • • Block Diagram Description All outputs skew <100 ps typical 250 max. 15- to 80-MHz output operation Zero input to output delay 50% duty-cycle outputs Outputs drive 50Ω terminated lines
|
Original
|
CY7B9910
CY7B9920
80-MHz
24-pin
CY7B9910
CY7B9920
|
PDF
|
CY7B9910
Abstract: CY7B9920
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Features • All outputs skew <100 ps typical 250 max. ■ 15 to 80 MHz output operation ■ Zero input to output delay The completely integrated PLL enables “zero delay” capability. External divide capability, combined with the internal PLL, allows
|
Original
|
CY7B9910
CY7B9920
24-pin
CY7B9910
CY7B9920
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Features • All outputs skew <100 ps typical 250 max. ■ 15 to 80 MHz output operation ■ Zero input to output delay The completely integrated PLL enables “zero delay” capability. External divide capability, combined with the internal PLL, allows
|
Original
|
CY7B9910
CY7B9920
24-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Low Skew Clock Buffer Features Block Diagram Description • All outputs skew < 100 ps typical 250 max Phase Frequency Detector and Filter ■ 15 to 80 MHz output operation ■ Zero input to output delay ■ 50% duty cycle outputs
|
Original
|
CY7B9910
CY7B9920
24-pin
|
PDF
|
CY7B9910
Abstract: CY7B9920
Text: CY7B9910 CY7B9920 W ances as low as 50 while delivering miniĆ mal and specified output skews and fullĆ swing logic levels CY7B9910 TTL or CY7B9920 CMOS . Features D All outputs skew <100 ps typical (250 max.) D D D D D D D 15Ć to 80ĆMHz output operation
|
Original
|
CY7B9910
CY7B9920
CY7B9910
CY7B9920
80MHz
|
PDF
|
CY7B9910
Abstract: CY7B9920 BUT12
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Low Skew Clock Buffer Features Block Diagram Description • All outputs skew < 100 ps typical 250 max Phase Frequency Detector and Filter ■ 15 to 80 MHz output operation ■ Zero input to output delay ■ 50% duty cycle outputs
|
Original
|
CY7B9910
CY7B9920
24-pin
CY7B9910
CY7B9920
BUT12
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7B9910 CY7B9920 PRELIMINARY Low Skew Clock Buffer Features • All outputs skew <100 ps typical 250 max. ■ 15 to 80 MHz output operation ■ Zero input to output delay The completely integrated PLL enables “zero delay” capability. External divide capability, combined with the internal PLL, allows
|
Original
|
CY7B9910
CY7B9920
24-pin
|
PDF
|
CY7B9910
Abstract: CY7B9920
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Features Block Diagram Description • All Outputs Skew <100 ps typical 250 max. Phase Frequency Detector and Filter ■ 15 to 80 MHz Output Operation ■ Zero Input to Output Delay ■ 50% Duty Cycle Outputs ■ Outputs drive 50Ω terminated lines
|
Original
|
CY7B9910
CY7B9920
24-pin
CY7B9910
CY7B9920
|
PDF
|
CY7B9910
Abstract: CY7B9920 QS59910 QS59920
Text: QS59910, QS59920 QS59910 QS59920 Low Skew PLL Clock Driver TurboClock Jr. Q QUALITY SEMICONDUCTOR, INC. FEATURES/BENEFITS DESCRIPTION • 8 zero delay outputs • Selectable positive or negative edge synchronization • Synchronous output enable • Output frequency: 15MHz to 110MHz
|
Original
|
QS59910,
QS59920
QS59910
15MHz
110MHz
QS599x0
QS59910:
QS59920:
QS599x0-2:
CY7B9910
CY7B9920
QS59910
QS59920
|
PDF
|
CY7B9910
Abstract: CY7B9920
Text: 920 CY7B9910 CY7B9920 Low Skew Clock Buffer Features • • • • • • • • • Block Diagram Description All outputs skew <100 ps typical 250 max. 15- to 80-MHz output operation Zero input to output delay 50% duty-cycle outputs Outputs drive 50Ω terminated lines
|
Original
|
CY7B9910
CY7B9920
80-MHz
24-pin
CY7B9910/CY7B9920
CY7B9910
CY7B9920
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Low Skew Clock Buffer Features Block Diagram Description • All outputs skew < 100 ps typical 250 max Phase Frequency Detector and Filter ■ 15 to 80 MHz output operation ■ Zero input to output delay ■ 50% duty cycle outputs
|
Original
|
CY7B9910
CY7B9920
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Features Block Diagram Description • All Outputs Skew <100 ps typical 250 max. Phase Frequency Detector and Filter ■ 15 to 80 MHz Output Operation ■ Zero Input to Output Delay ■ 50% Duty Cycle Outputs ■ Outputs drive 50Ω terminated lines
|
Original
|
CY7B9910
CY7B9920
24-pin
|
PDF
|
CY7B9910
Abstract: CY7B9920
Text: fax id: 3516 1CY 7B9 92 0 CY7B9910 CY7B9920 Low Skew Clock Buffer Features • • • • • • • • • Block Diagram Description All outputs skew <100 ps typical 250 max. 15- to 80-MHz output operation Zero input to output delay 50% duty-cycle outputs
|
Original
|
CY7B9910
CY7B9920
80-MHz
24-pin
CY7B9910
CY7B9920
|
PDF
|
Untitled
Abstract: No abstract text available
Text: pyi Low Skew Tm\ ^ QS59920 PLL Clock Driver Sem iconductor, Inc. T u rb o Q o c K ' p r e l im in a r y J r . FEATURES/BENEFITS DESCRIPTION • 8 zero delay outputs • Low skew: 200ps same pair, 250ps all outputs • Selectable positive or negative edge synchronization
|
OCR Scan
|
QS59920
200ps
250ps
15MHz
100MHz
QS599xO
S59910:
QS59920:
QS599xO-2:
250ps
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: 1 Q uality Semiconductor , I nc . QS59910 QS59920 Low Skew PLL Clock Driver TurboClock Jr. FEATURES/BENEFITS DESCRIPTION • 8 zero delay outputs • Selectable positive or negative edge synchronization • Synchronous output enable • Output frequency: 15MHz to 110MHz
|
OCR Scan
|
QS59910
QS59920
QS59920
QS599X0
CY7B99X0
CY7B99Xcompatibility)
MDSC-00027-05
|
PDF
|
TP 401-400
Abstract: CY7B9910 CY7B9920 QS59910 QS59920
Text: ff i ^ q u a l it y Low Skew PLL Clock Driver SifiSIS QS59920 advance TurboClock Jr. in f o r m a t io n S e m ic o n d u c t o r , I n c . FEATURES/BENEFITS DESCRIPTION • 8 zero delay outputs • Low skew: 200ps same pair, 250ps all outputs • Selectable positive or negative edge
|
OCR Scan
|
qs59920
200ps
250ps
15MHz
100MHz
QS599xO
QS59910:
QS59920:
QS599xO-2:
TP 401-400
CY7B9910
CY7B9920
QS59910
QS59920
|
PDF
|
Untitled
Abstract: No abstract text available
Text: fax id: 3516 CY7B9910 CY7B9920 Low Skew Clock Buffer Block Diagram Description Featu res Phase Frequency Detector and Filter • All outputs skew <100 ps typical 250 max. • 1 5 -to 80-MHz output operation These two blocks accept inputs from the reference frequency
|
OCR Scan
|
CY7B9910
CY7B9920
80-MHz
24-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Q Q u a l it y S e m ic o n d u c t o r , I n c . QS59910 QS59920 Low Skew PLL Clock Driver TurboClock Jr. FEATURES/BENEFITS DESCRIPTION • 8 zero delay outputs • Selectable positive or negative edge synchronization • Synchronous output enable • Output frequency: 15MHz to 110MHz
|
OCR Scan
|
QS59910
QS59920
QS59920
QS599X0
CY7B99X0
CY7B99Xcompatibility)
MDSC-00027-05
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7B9910 CY7B9920 Low Skew Clock Buffer Features • • • • • • • • • Block Diagram Description All outputs skew <100 ps typical 250 max. 1 5 -to 80-MHz output operation Zero input to output delay 50% duty-cycle outputs O utputs drive 50& term inated lines
|
OCR Scan
|
CY7B9910
CY7B9920
80-MHz
24-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Low Skew PLL Clock Driver wgy Tm\ Qmim QS59920 advance TurboClock Jr. in fo rm a tio n S e m ic o n d u c t o r , I n c . FEATURES/BENEFITS DESCRIPTION • 8 zero delay outputs • Low skew: 200ps same pair, 250ps all outputs • Selectable positive or negative edge
|
OCR Scan
|
QS59920
200ps
250ps
15MHz
100MHz
QS599xO
QS59910:
QS59920:
QS599xO-2:
250ps
|
PDF
|