CY7C1313 Search Results

CY7C1313 Price and Stock

Filter by Manufacturer


Infineon Technologies AG CY7C1313KV18-250BZXI IC SRAM 18MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1313KV18-250BZXI	Tray	103		1	1 $21.65 10 $21.05 100 $21.05 1000 $21.05 10000 $21.05	Buy Now
Avnet Americas	CY7C1313KV18-250BZXI	Tray		0 Weeks, 2 Days	43	1 - 10 - 100 $16.506 1000 $15.5628 10000 $15.5628	Buy Now
	CY7C1313KV18-250BZXI	Tray		11 Weeks	272	1 - 10 - 100 - 1000 $20.88035 10000 $19.87021	Buy Now
Mouser Electronics	CY7C1313KV18-250BZXI		132			1 $21.25 10 $21.05 100 $21.05 1000 $21.04 10000 $21.04	Buy Now
Rochester Electronics	CY7C1313KV18-250BZXI		462		1	1 $23.39 10 $23.39 100 $21.99 1000 $19.88 10000 $19.88	Buy Now
Cypress Semiconductor CY7C1313KV18-250BZC NO WARRANTY
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1313KV18-250BZC	Tray	20		1	1 $8.79 10 $8.79 100 $8.79 1000 $8.79 10000 $8.79	Buy Now
Rochester Electronics	CY7C1313KV18-250BZC		262		1	1 $23.47 10 $23.47 100 $22.06 1000 $19.95 10000 $19.95	Buy Now
Flip Electronics	CY7C1313KV18-250BZC		1,777			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Rochester Electronics LLC CY7C1313BV18-167BZC IC SRAM 18MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1313BV18-167BZC	Tray			10	1 - 10 $31.92 100 $31.92 1000 $31.92 10000 $31.92	Buy Now
Infineon Technologies AG CY7C1313BV18-167BZC IC SRAM 18MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1313BV18-167BZC	Tray			136	1 - 10 - 100 - 1000 $30.91147 10000 $30.91147	Buy Now
Infineon Technologies AG CY7C1313CV18-250BZC IC SRAM 18MBIT PAR 165FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1313CV18-250BZC	Tray			136	1 - 10 - 100 - 1000 $33.65397 10000 $33.65397	Buy Now

Find more CY7C1313 price and stock on Findchips.com

CY7C1313 Datasheets (55)

Part	Manufacturer	Description	Datasheet Type	PDF
CY7C131-30JC	Cypress Semiconductor	1K x 8 Dual-Port Static Ram	Original	PDF
CY7C131-30JC	Cypress Semiconductor	1024 x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-30JC	Cypress Semiconductor	1K x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-30JI	Cypress Semiconductor	1K x 8 Dual-Port Static Ram	Original	PDF
CY7C131-30JI	Cypress Semiconductor	1024 x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-30JI	Cypress Semiconductor	1K x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-30LC	Cypress Semiconductor	1024 x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-30NC	Cypress Semiconductor	1K x 8 Dual-Port Static Ram	Original	PDF
CY7C131-30NC	Cypress Semiconductor	1K x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-35FMB	Cypress Semiconductor	1024 x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-35JC	Cypress Semiconductor	1K x 8 Dual-Port Static Ram	Original	PDF
CY7C131-35JC	Cypress Semiconductor	1024 x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-35JC	Cypress Semiconductor	Multiple Array MatriX High-Density EPLDs	Scan	PDF
CY7C131-35JC	Cypress Semiconductor	1K x 8 Dual-Port Static RAM	Scan	PDF

CY7C131-35JI	Cypress Semiconductor	1K x 8 Dual-Port Static Ram	Original	PDF
CY7C131-35JI	Cypress Semiconductor	1024 x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-35JI	Cypress Semiconductor	1K x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-35LC	Cypress Semiconductor	1024 x 8 Dual-Port Static RAM	Scan	PDF
CY7C131-35LC	Cypress Semiconductor	Multiple Array MatriX High-Density EPLDs	Scan	PDF
CY7C131-35LMB	Cypress Semiconductor	Multiple Array MatriX High-Density EPLDs	Scan	PDF

CY7C1313 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
CY7C1311CV18 Abstract: CY7C1313CV18 CY7C1315CV18 CY7C1911CV18 Text: CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 300 MHz clock for high bandwidth ■	Original	CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit CY7C1311CV18 CY7C1313CV18 CY7C1311CV18 CY7C1313CV18 CY7C1315CV18 CY7C1911CV18	PDF
CY7C1311BV18 Abstract: CY7C1313BV18 CY7C1315BV18 CY7C1911BV18 Text: CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 300-MHz clock for high bandwidth	Original	CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit 300-MHz CY7C1311BV18 CY7C1313BV18 CY7C1315BV18 CY7C1911BV18	PDF
Untitled Abstract: No abstract text available Text: CY7C1311CV18 CY7C1911CV18 CY7C1313CV18 CY7C1315CV18 PRELIMINARY 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports • QDR-II operates with 1.5 cycle read latency when the DLL is enabled	Original	CY7C1311CV18 CY7C1911CV18 CY7C1313CV18 CY7C1315CV18 18-Mbit 300-MHz 600MHz)	PDF
CY7C1311V18 Abstract: CY7C1313V18 CY7C1315V18 Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 PRELIMINARY 18-Mb QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • Four-word Burst for reducing address bus frequency	Original	CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb 250-MHz CY7C1311V18/CY7C1313V18/CY7C1315V18 CY7C1311V18 CY7C1313V18 CY7C1315V18	PDF
3N50 Abstract: CY7C1311V18 CY7C1313V18 CY7C1315V18 Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency	Original	CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit 250-MHz 3N50 CY7C1311V18 CY7C1313V18 CY7C1315V18	PDF
Untitled Abstract: No abstract text available Text: CY7C1311BV18, CY7C1911BV18 CY7C1313BV18, CY7C1315BV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture 18-Mbit QDR™-II SRAM 4-Word Burst Architecture Features Functional Description • Separate independent read and write data ports ❐ Supports concurrent transactions	Original	CY7C1311BV18, CY7C1911BV18 CY7C1313BV18, CY7C1315BV18 18-Mbit CY7C1911BV18, CY7C1315BV18	PDF
CY7C1311V18 Abstract: CY7C1313V18 CY7C1315V18 Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency	Original	CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit 250-MHz CY7C1311V18 CY7C1313V18 CY7C1315V18	PDF
CY7C1311BV18 Abstract: CY7C1313BV18 CY7C1315BV18 CY7C1911BV18 Text: CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 300-MHz clock for high bandwidth	Original	CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit 300-MHz CY7C1311BV18 CY7C1313BV18 CY7C1315BV18 CY7C1911BV18	PDF
CY7C13X Abstract: CY7C1311V18 CY7C1313V18 CY7C1315V18 BB165 CY7C1313 Text: 311V18 CY7C1311V18 CY7C1313V18 CY7C1315V18 ADVANCE INFORMATION 18-Mb 4-Word Burst SRAM with QDR -II ArchitecFeatures Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 300-MHz Clock for High Bandwidth	Original	311V18 CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb 300-MHz CY7C1311V18/CY7C1313V18/CY7C1315V18 CY7C13X CY7C1311V18 CY7C1313V18 CY7C1315V18 BB165 CY7C1313	PDF
Untitled Abstract: No abstract text available Text: CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 300-MHz clock for high bandwidth	Original	CY7C1311BV18 CY7C1911BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit 300-MHz 600MHz) SelecCY7C1911BV18 278-MHz	PDF
Untitled Abstract: No abstract text available Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency	Original	CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb 250-MHz Page10)	PDF
Untitled Abstract: No abstract text available Text:  CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture 18-Mbit QDR® II SRAM Four-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions	Original	18-Mbit CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 CY7C1311KV18 CY7C1911KV18 CY7C1313KV18	PDF
Untitled Abstract: No abstract text available Text:  CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture 18-Mbit QDR® II SRAM Four-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions	Original	18-Mbit CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 CY7C1311KV18 CY7C1911KV18 CY7C1313KV18	PDF
CY7C1311AV18 Abstract: CY7C1313AV18 CY7C1315AV18 Text: CY7C1311AV18 CY7C1313AV18 CY7C1315AV18 PRELIMINARY 18-Mb QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency	Original	CY7C1311AV18 CY7C1313AV18 CY7C1315AV18 18-Mb 250-MHz CY7C1311AV18/CY7C1313AV18/CY7C1315AV18 CY7C1311AV18 CY7C1313AV18 CY7C1315AV18	PDF

Untitled Abstract: No abstract text available Text:  CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1311KV18 – 2 M x 8 ■ 333-MHz clock for high bandwidth	Original	18-Mbit CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 CY7C1311KV18 CY7C1911KV18 CY7C1313KV18 333-MHz	PDF
Untitled Abstract: No abstract text available Text: THIS SPEC IS OBSOLETE Spec No: 001-07165 Spec Title: 7C1313CV18/CY7C1315CV18, 18-MBIT QDR R II SRAM 4-WORD BURST ARCHITECTURE Sunset Owner: Jayasree Nayar (NJY) Replaced by: NONE CY7C1313CV18 CY7C1315CV18 18-Mbit QDR II SRAM 4-Word Burst Architecture 18-Mbit QDR® II SRAM 4-Word Burst Architecture	Original	7C1313CV18/CY7C1315CV18, 18-MBIT CY7C1313CV18 CY7C1315CV18	PDF
Untitled Abstract: No abstract text available Text: CY7C1311JV18/CY7C1911JV18 CY7C1313JV18/CY7C1315JV18 18-Mbit QDR II SRAM 4-Word Burst Architecture Features Configurations • Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions CY7C1311JV18 – 2M x 8 ■ 300 MHz Clock for High Bandwidth	Original	CY7C1311JV18/CY7C1911JV18 CY7C1313JV18/CY7C1315JV18 18-Mbit CY7C1311JV18 CY7C1313JV18 CY7C1315JV18	PDF
CY7C1311BV18 Abstract: CY7C1313BV18 CY7C1315BV18 CY7C1911BV18 Text: CY7C1311BV18, CY7C1911BV18 CY7C1313BV18, CY7C1315BV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 300 MHz clock for high bandwidth	Original	CY7C1311BV18, CY7C1911BV18 CY7C1313BV18, CY7C1315BV18 18-Mbit CY7C1311BV18 CY7C1313BV18 CY7C1315BV18 CY7C1911BV18	PDF
Untitled Abstract: No abstract text available Text:  CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture 18-Mbit QDR® II SRAM Four-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions	Original	CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 18-Mbit CY7C1311KV18 333-MHz CY7C1313KV18	PDF
Untitled Abstract: No abstract text available Text: CY7C1313CV18 CY7C1315CV18 18-Mbit QDR II SRAM 4-Word Burst Architecture 18-Mbit QDR® II SRAM 4-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1313CV18 – 1M x 18 •	Original	CY7C1313CV18 CY7C1315CV18 18-Mbit CY7C1313CV18	PDF
CY7C1911BV18 Abstract: CY7C1311BV18 CY7C1313BV18 CY7C1315BV18 CY7C1313 Text: CY7C1311BV18, CY7C1911BV18 CY7C1313BV18, CY7C1315BV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 300 MHz clock for high bandwidth	Original	CY7C1311BV18, CY7C1911BV18 CY7C1313BV18, CY7C1315BV18 18-Mbit CY7C1911BV18 CY7C1311BV18 CY7C1313BV18 CY7C1315BV18 CY7C1313	PDF
Untitled Abstract: No abstract text available Text: CY7C1311BV18 CY7C1313BV18 CY7C1315BV18 PRELIMINARY 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write data ports — Supports concurrent transactions • 300-MHz clock for high bandwidth	Original	CY7C1311BV18 CY7C1313BV18 CY7C1315BV18 18-Mbit 300-MHz 600MHz) CY7C1911BV18 BB165E BB165D	PDF
CY7C1311CV18 Abstract: CY7C1313CV18 CY7C1315CV18 CY7C1911CV18 Text: CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Configurations • Separate independent read and write data ports ❐ Supports concurrent transactions ■ 300 MHz clock for high bandwidth ■	Original	CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18 18-Mbit CY7C1311CV18 CY7C1313CV18 CY7C1311CV18 CY7C1313CV18 CY7C1315CV18 CY7C1911CV18	PDF
Untitled Abstract: No abstract text available Text:  CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture 18-Mbit QDR® II SRAM Four-Word Burst Architecture Features Configurations Separate independent read and write data ports ❐ Supports concurrent transactions	Original	18-Mbit CY7C1311KV18, CY7C1911KV18 CY7C1313KV18, CY7C1315KV18 CY7C1311KV18 CY7C1911KV18 CY7C1313KV18	PDF

CY7C1313 Search Results

CY7C1313 Price and Stock

Infineon Technologies AG CY7C1313KV18-250BZXI

Cypress Semiconductor CY7C1313KV18-250BZC

Rochester Electronics LLC CY7C1313BV18-167BZC

Infineon Technologies AG CY7C1313BV18-167BZC

Infineon Technologies AG CY7C1313CV18-250BZC

CY7C1313 Datasheets (55)

CY7C1313 Datasheets Context Search

CY7C1311CV18

CY7C1311BV18

Untitled

CY7C1311V18

3N50

Untitled

CY7C1311V18

CY7C1311BV18

CY7C13X

Untitled

Untitled

Untitled

Untitled

CY7C1311AV18

Untitled

Untitled

Untitled

CY7C1311BV18

Untitled

Untitled

CY7C1911BV18

Untitled

CY7C1311CV18

Untitled