Untitled
Abstract: No abstract text available
Text: DP8483 S3 National ÆÆ Semiconductor DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translatas TTL input levels to ECL output levels and provides a fail-through latch. The outputs are gated with CS providing for wire ORing of outputs. The strobe and chip
|
OCR Scan
|
DP8483
16-pin
DP8483
DP8483J,
DP8483M
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8483 DP8483 TTL to 100k ECL Level Translator with Latch Literature Number: SNOSBO1A DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with
|
Original
|
DP8483
DP8483
16-pin
C1995
586/clocks
|
PDF
|
MA1040
Abstract: C1995 DP8483 DP8483F DP8483J DP8483M DP8483N J16A M16B N16A
Text: DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with CS providing for wire ORing of outputs The strobe and chip
|
Original
|
DP8483
16-pin
DP8483J
DP8483M
DP8483N
MA1040
C1995
DP8483F
DP8483J
DP8483N
J16A
M16B
N16A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with CS providing for wire ORing of outputs The strobe and chip
|
Original
|
DP8483
16-pin
C1995
DP8483N
|
PDF
|
