DS90CR212MTD
Abstract: DS90CR211 DS90CR211MTD DS90CR212 MTD48
Text: DS90CR211/DS90CR212 21-Bit Channel Link General Description The DS90CR211 transmitter converts 21 bits of CMOS/TTL data into three LVDS Low Voltage Differential Signaling data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every
|
Original
|
PDF
|
DS90CR211/DS90CR212
21-Bit
DS90CR211
DS90CR212
DS90CR212MTD
DS90CR211MTD
MTD48
|
transmission lines Twisted Pair
Abstract: AN-1035 DS90CR212MTD MTD48 DS90CR211 DS90CR211MTD DS90CR212
Text: DS90CR211/DS90CR212 21-Bit Channel Link General Description The DS90CR211 transmitter converts 21 bits of CMOS/TTL data into three LVDS Low Voltage Differential Signaling data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every
|
Original
|
PDF
|
DS90CR211/DS90CR212
21-Bit
DS90CR211
DS90CR212
Lo959
transmission lines Twisted Pair
AN-1035
DS90CR212MTD
MTD48
DS90CR211MTD
|
Untitled
Abstract: No abstract text available
Text: DS90CR211,DS90CR212 DS90CR211/DS90CR212 21-Bit Channel Link Literature Number: SNLS112A DS90CR211/DS90CR212 21-Bit Channel Link General Description The DS90CR211 transmitter converts 21 bits of CMOS/TTL data into three LVDS Low Voltage Differential Signaling
|
Original
|
PDF
|
DS90CR211
DS90CR212
DS90CR211/DS90CR212
21-Bit
SNLS112A
DS90CR211/DS90CR212
DS90CR212
|
Untitled
Abstract: No abstract text available
Text: DS90CR211/DS90CR212 21-Bit Channel Link General Description The DS90CR211 transmitter converts 21 bits of CMOS/TTL data into three LVDS Low Voltage Differential Signaling data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every
|
Original
|
PDF
|
DS90CR211/DS90CR212
21-Bit
DS90CR211
DS90CR212
48-lead
5-Aug-2002]
|
DS90CR211
Abstract: DS90CR211MTD DS90CR212 DS90CR212MTD MTD48 AN-1035
Text: General Description The DS90CR211 transmitter converts 21 bits of CMOS/TTL data into three LVDS Low Voltage Differential Signaling data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every
|
Original
|
PDF
|
DS90CR211
DS90CR212
ds012637
DS90CR211MTD
DS90CR212MTD
MTD48
AN-1035
|