XC95216-20PQG160I
Abstract: XC95216-15PQ160I 471 E25 XC95216 Family XC95216-10PQ160C XC95216-10PQ160I XC95216-15PQG160C XC95216-15PQG160I XC95216-10PQG160I XC9500
Text: XC95216 In-System Programmable CPLD R 5 Note: The 352-pin BGA packages are being discontinued for XC95216 devices. You cannot order these packages after May 14, 2008. Xilinx recommends replacing XC95216 in 352-pin BGA packages with XC95288 devices in 352-pin BGA packages in all designs as soon as possible. Recommended replacements are pin compatible, but
|
Original
|
PDF
|
XC95216
352-pin
XC95288
XCN07010
352-pin
XC95216-20PQG160I
XC95216-15PQ160I
471 E25
XC95216 Family
XC95216-10PQ160C
XC95216-10PQ160I
XC95216-15PQG160C
XC95216-15PQG160I
XC95216-10PQG160I
XC9500
|
xc95216-20pq160c
Abstract: No abstract text available
Text: Product Obsolete/Under Obsolescence XC95216 In-System Programmable CPLD R DS068 v5.0 May 17, 2013 5 Product Specification Features Description • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 216 macrocells with 4,800 usable gates
|
Original
|
PDF
|
XC95216
DS068
36V18
BG352
BGG252
XCN11010
352-pin
XCN07010
xc95216-20pq160c
|
471 E25
Abstract: XC95216-20PQ160I DS06 HQ208 PQ160 XC9500 XC95216 XC95216-10HQ208I XC95216-10PQ160 n439
Text: XC95216 In-System Programmable CPLD R DS068 v4.1 August 21, 2003 5 Product Specification Features Description • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 216 macrocells with 4,800 usable gates Up to 166 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC95216
DS068
36V18
PQ160
160-pin
XC95216-20HQ208I
HQ208
208-pin
XC95216-20BG352I
BG352
471 E25
XC95216-20PQ160I
DS06
HQ208
PQ160
XC9500
XC95216-10HQ208I
XC95216-10PQ160
n439
|
XC95216-10PQG160C
Abstract: XC95216-10PQG160I XC95216-20PQG160I XC95216-10PQ160I XC95216-15PQ160 XC95216-20PQG160C XC95216 XC95216-15PQ160I
Text: XC95216 In-System Programmable CPLD R DS068 v4.3 April 3, 2006 5 Product Specification Features Description • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 216 macrocells with 4,800 usable gates Up to 166 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC95216
DS068
36V18
XC95216-10PQG160C
XC95216-10PQG160I
XC95216-20PQG160I
XC95216-10PQ160I
XC95216-15PQ160
XC95216-20PQG160C
XC95216-15PQ160I
|
xc95216
Abstract: 352-BALL
Text: XC95216 In-System Programmable CPLD R DS068 v4.2 April 15, 2005 5 Product Specification Features Description • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 216 macrocells with 4,800 usable gates Up to 166 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC95216
DS068
36V18
352-BALL
|
XC95216
Abstract: XC95216-10PQ160I
Text: XC95216 In-System Programmable CPLD R DS068 v4.0 June 18, 2003 5 Product Specification Features Description • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 216 macrocells with 4,800 usable gates Up to 166 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC95216
DS068
36V18
XC95216-10PQ160I
|
Untitled
Abstract: No abstract text available
Text: B T & D TECHNOLOGIES 55E I • 1145083 DOQÜ2fl3 533 « b t DT T XMT5350 E C H N O L O G E S LOGIC INTERFACE LASER TRANSMITTER Features: Applications: • Full compliance to STM I/OC1-3 • SONET/SDH compliant • -40° to +85°C operation • Compact 20 pin package
|
OCR Scan
|
PDF
|
XMT5350
XMT5350
DS068_
|