74AUP1G86SE
Abstract: No abstract text available
Text: 74AUP1G86 SINGLE 2 INPUT EXCLUSIVE-OR GATE Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP1G86 is a single 2-input positive exclusive-OR gate with a
|
Original
|
PDF
|
74AUP1G86
74AUP1G86
DS35156
74AUP1G86SE
|
Untitled
Abstract: No abstract text available
Text: 74AUP1G86 SINGLE 2 INPUT EXCLUSIVE-OR GATE Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed for low power and extended battery life in portable applications. The 74AUP1G86 is a single 2-input positive exclusive-OR gate with a
|
Original
|
PDF
|
74AUP1G86
74AUP1G86
DS35156
|
Untitled
Abstract: No abstract text available
Text: 74AUP1G86 SINGLE 2 INPUT EXCLUSIVE-OR GATE Description Pin Assignments The Advanced Ultra Low Power AUP CMOS logic family is designed ( Top View ) for low power and extended battery life in portable applications. ( Top View ) A 1 The 74AUP1G86 is a single 2-input positive exclusive-OR gate with a
|
Original
|
PDF
|
74AUP1G86
74AUP1G86
X2-DFN0808-4
OT353
DS35156
|