E0545
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2516CDTA 16M words x 16 bits Description Pin Configurations The EDS2516CDTA is 256M bits SDRAMs organized as 4,194,304 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the
|
Original
|
PDF
|
EDS2516CDTA
EDS2516CDTA
54-pin
133MHz
M01E0107
E0545E30
E0545
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2516CDTA 16M words x 16 bits Description Pin Configurations The EDS2516CDTA is 256M bits SDRAMs organized as 4,194,304 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the
|
Original
|
PDF
|
EDS2516CDTA
EDS2516CDTA
54-pin
133MHz
M01E0107
E0545E10
|
EDS2516CDTA
Abstract: EDS2516CDTA-75-E
Text: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2516CDTA 16M words x 16 bits Pin Configurations • Density: 256M bits • Organization 4M words × 16 bits × 4 banks • Package: 54-pin plastic TSOP (II) Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 2.5V ± 0.2V
|
Original
|
PDF
|
EDS2516CDTA
54-pin
133MHz
cycles/64ms
M01E0107
E0545E50
EDS2516CDTA
EDS2516CDTA-75-E
|
E0545
Abstract: EDS2516CDTA EDS2516CDTA-75-E
Text: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2516CDTA 16M words x 16 bits Description Pin Configurations The EDS2516CDTA is 256M bits SDRAMs organized as 4,194,304 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the
|
Original
|
PDF
|
EDS2516CDTA
EDS2516CDTA
54-pin
133MHz
M01E0107
E0545E40
E0545
EDS2516CDTA-75-E
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2516CDTA 16M words x 16 bits Description Pin Configurations The EDS2516CDTA is 256M bits SDRAMs organized as 4,194,304 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the
|
Original
|
PDF
|
EDS2516CDTA
EDS2516CDTA
54-pin
133MHz
M01E0107
E0545E20
|
EDS2516CDTA
Abstract: EDS2516CDTA-75-E E0545
Text: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2516CDTA 16M words x 16 bits Specifications Pin Configurations • Density: 256M bits • Organization ⎯ 4M words × 16 bits × 4 banks • Package: 54-pin plastic TSOP (II) ⎯ Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 2.5V ± 0.2V
|
Original
|
PDF
|
EDS2516CDTA
54-pin
133MHz
cycles/64ms
M01E0107
E0545E50
EDS2516CDTA
EDS2516CDTA-75-E
E0545
|