Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FLAG10 Search Results

    SF Impression Pixel

    FLAG10 Price and Stock

    Thomas & Betts FLAG10

    Flag 10 Awg Body Size 3 |Abb Thomas & Betts FLAG10
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Newark FLAG10 Bulk 3
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    FLAG10 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: T&B Catalog Number: UPC Number: Description: Status: FLAG10 78620987199 Flag Connector for 90 degree connections, 1/0 AWG Wire Size, Tin Plated Copper with Insulated Halogen-free Polyproplene, Pink 42 Active Features Versatile modular design enables thousands of


    Original
    FLAG10 wsd-000266 ta03686-tb2 E9809 3B-50 PDF

    Untitled

    Abstract: No abstract text available
    Text: T&B Catalog Number: UPC Number: Description: Status: FLAG10 78620987199 Flag Connector for 90 degree connections, 1/0 AWG Wire Size, Tin Plated Copper with Insulated Halogen-free Polyproplene, Pink 42 I Features - Versatile modular design enables thousands of field-constructible


    Original
    FLAG10 wsd-000266 ta03686-tb2 E9809 3B-50 PDF

    Untitled

    Abstract: No abstract text available
    Text: Z8051 Series 8-Bit Microcontrollers Z51F3220 Product Specification PS029902-0212 PRELIMINARY Copyright 2012 Zilog , Inc. All rights reserved. www.zilog.com Z51F3220 Product Specification ii Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS. LIFE SUPPORT POLICY


    Original
    Z8051 Z51F3220 PS029902-0212 PDF

    ADSP-21160

    Abstract: ADSP-21161 ADSP-21364 CP-1201 ADSP-21364SBSQZENG tbdm
    Text: a SHARC Processor ADSP-21364 Preliminary Technical Data SUMMARY On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21364 is available with a 333 MHz core instruction


    Original
    ADSP-21364 ADSP-21364 32-bit/40-bit JESD51-9. JESD51-5. PR04624-0-10/04 ADSP-21160 ADSP-21161 CP-1201 ADSP-21364SBSQZENG tbdm PDF

    ADSP-21362KBC

    Abstract: L05 SMD 4604 inverter A08 smd transistor bottle counter IEEE format transistor SMD n03 ADSP-21160 ADSP-21161 ADSP-21362 CP-1201
    Text: a SHARC Processor ADSP-21362 SUMMARY High performance 32-bit/40-bit floating-point processor optimized for high performance automotive audio processing Single-instruction, multiple-data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM


    Original
    ADSP-21362 32-bit/40-bit ADSP-21362 136-ball 144-lead ADSP-21362KBC L05 SMD 4604 inverter A08 smd transistor bottle counter IEEE format transistor SMD n03 ADSP-21160 ADSP-21161 CP-1201 PDF

    ADSP-21266

    Abstract: ADSP-21160 ADSP-21161 ADSP21266
    Text: SHARC Embedded Processor ADSP-21266 SUMMARY High performance 32-bit/40-bit floating-point processor optimized for high performance audio processing Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs The ADSP-21266 processes high performance audio while


    Original
    ADSP-21266 32-bit/40-bit ADSP-21266 D03758-0-5/05 ADSP-21160 ADSP-21161 ADSP21266 PDF

    ADSP-21160

    Abstract: ADSP-21161 ADSP21261 ADSP-21261
    Text: SHARC Embedded Processor ADSP-21261 a SUMMARY KEY FEATURES High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data SIMD computational architecture—two 32-bit IEEE floating-point/32-bit fixed-point/


    Original
    ADSP-21261 32-bit/40-bit 32-bit floating-point/32-bit 40-bit ADSP-21261SKSTZ1502 ADSP-21261SKBCZ1502 D04932-0-3/06 136-Ball BC-136-3 ADSP-21160 ADSP-21161 ADSP21261 ADSP-21261 PDF

    AD1819

    Abstract: AD1819A ADSP-21065L 0x030FFF05
    Text: ê 86,1* =ð/$% 62 7:$5( Figure 3-0. Table 3-0. Listing 3-0. 2YHUYLHZ The combination of the EZ-LAB board and the monitor software operate as a target for the VisualDSP debugger. The debugger lets you view processor registers and memory, perform several debugging activities, such as: setting breakpoints, stepping through code, and plotting


    Original
    provid01. ADSP-21065L, ADSP-21065L AD1819 AD1819A 0x030FFF05 PDF

    ADSP-21065L

    Abstract: rfs198 SIGNAL PATH designer
    Text: ' -7$*7 67$&&(663257 Figure D-0. Table D-0. Listing D-0. A boundary scan enables a system designer, with minimal test-specific hardware, to test interconnections on a printed circuit board. The ability to control and monitor each input and output pin on each


    Original
    ADSP-210t ADSP-21065L E1017-90001. 1-800-678-IEEE. rfs198 SIGNAL PATH designer PDF

    Untitled

    Abstract: No abstract text available
    Text: a SHARC Processor ADSP-21362 Preliminary Technical Data SUMMARY High performance 32-bit/40-bit floating-point processor optimized for high performance automotive audio processing Single-Instruction Multiple-Data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM


    Original
    32-bit/40-bit ADSP-21362 ADSP-21362 JESD51-9. JESD51-5. PR05594-0-5/05 PDF

    Untitled

    Abstract: No abstract text available
    Text: a SHARC Processor ADSP-21365/ADSP-21366 Preliminary Technical Data SUMMARY Single-Instruction Multiple-Data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family


    Original
    32-bit/40-bit 32-bit ADSP-21365/ADSP-215 JESD51-5. ADSP-21365/ADSP-21366 PR04625-0-5/05 PDF

    AD150

    Abstract: No abstract text available
    Text: a SHARC Processor ADSP-21364 Preliminary Technical Data SUMMARY On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family The ADSP-21364 is available with a 333 MHz core instruction


    Original
    32-bit/40-bit ADSP-21364 32-bit floating-point/32-bit fixed-point/40-bit ADSP-21364 JESD51-9. JESD51-5. AD150 PDF

    sharc ADSP-21xxx general block diagram

    Abstract: panasonic ECU diagram of gunn diode schematic diagram vga to rca S3C6430 adobe cs5 tutorials pcb 2.5mm female stereo pins 3.5mm Stereo jack pinout female ADSP-21xxx PHONEJACK STEREO SW
    Text: ADSP-21065L EZ-KIT Lite Evaluation System Manual Part Number: 82-000490-01 Revision 2.0 January 2003 Notice Analog Devices, Inc. reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. Analog Devices assumes no liability for Analog Devices applications assistance, customer product design,


    Original
    ADSP-21065L sharc ADSP-21xxx general block diagram panasonic ECU diagram of gunn diode schematic diagram vga to rca S3C6430 adobe cs5 tutorials pcb 2.5mm female stereo pins 3.5mm Stereo jack pinout female ADSP-21xxx PHONEJACK STEREO SW PDF

    ADSP-21065L

    Abstract: ADSP21065LKS200X KHQD TMS 3727
    Text:  DSP Microcomputer ADSP-21065L Preliminary Technical Information ‡ +  ,QVWUXPHQWDWLRQDQG,QGXVWULDO$SSOLFDWLRQV ‡ 6XSHU+DUYDUG$UFKLWHFWXUH&RPSXWHU 6+$5&  RXU,QGHSHQGHQW%XVHVIRU'XDO'DWD


    Original
    ADSP-21065L KLS65 00HPRU\DQG 23HULSKHUDO 66XSSRUWIRU6LPXOWDQHRXV5HFHLYHDQG7UDQVPLW /2363HDN0 /2366XVWDLQHG3HUIRUPDQFH 00HPRU\ ADSP-21065LKS-200x ADSP-21065L ADSP21065LKS200X KHQD TMS 3727 PDF

    spi flash parallel port

    Abstract: ADSP-21160 ADSP-21161 ADSP-21262 ADSP-21266 A2388
    Text: SHARC Embedded Processor ADSP-21262 a SUMMARY KEY FEATURES High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data SIMD computational architecture—two 32-bit IEEE floating-point/32-bit fixed-point/


    Original
    ADSP-21262 32-bit/40-bit 32-bit floating-point/32-bit 40-bit 136-Lead 144-Lead spi flash parallel port ADSP-21160 ADSP-21161 ADSP-21262 ADSP-21266 A2388 PDF

    IR LED and photodiode heart rate

    Abstract: pulse oximeter using microcontroller OP marking code D22 Photodiodes AFE4400 sensor oximeter plethysmograph IR SENSOR to detect heart rate ti so cf fault map class 2b marking code D22
    Text: AFE4400 www.ti.com SBAS601D – DECEMBER 2012 – REVISED MAY 2013 Integrated Analog Front-End for Heart Rate Monitors and Low-Cost Pulse Oximeters Check for Samples: AFE4400 FEATURES APPLICATIONS • • • • 23 • • • • • • Fully-Integrated Analog Front-End for


    Original
    AFE4400 SBAS601D 95-dB IR LED and photodiode heart rate pulse oximeter using microcontroller OP marking code D22 Photodiodes AFE4400 sensor oximeter plethysmograph IR SENSOR to detect heart rate ti so cf fault map class 2b marking code D22 PDF

    seven segment multiplex alphabetic

    Abstract: tss721 D4101 tss721 master TSS400CFN-S2 K-Line L line meter-bus SLMS A516 DL10
    Text: TSS400-S2 µPOWER PROGRAMMABLE HIGH-PRECISION SENSOR SIGNAL PROCESSOR SLMS002 D4101, OCTOBER 1993 • • • • • • 12-Bit ADC With 4 Multiplexed Inputs Wide Supply Voltage Range 2.6 V to 5.5 V Low Power Consumption at VDD = 3 V – 0.1 µA in Off Mode Typ


    Original
    TSS400-S2 SLMS002 D4101, 12-Bit 56-Segment 768-kHz seven segment multiplex alphabetic tss721 D4101 tss721 master TSS400CFN-S2 K-Line L line meter-bus SLMS A516 DL10 PDF

    LS 8227

    Abstract: EM65566 57346
    Text: Elan Microelectronics Crop. EM65566 82COM/ 128SEG 4096 Color STN LCD Driver August 1, 2003 Version 0.2 Version 0.1 0.2 EM65566 Specification Revision History Content Initial version Modify example program Page 5: modify ITO value of RESB Page 20: Add “CK” pin voltage for using internal clock.


    Original
    EM65566 82COM/ 128SEG EM65566 EM65566AF LS 8227 57346 PDF

    dts master audio DL 1200

    Abstract: 3x3 bit parallel multiplier 4604 CMOS Dolby prologic ADSP21365 ADSP-21365 CP-1201
    Text: a SHARC Processor ADSP-21365/ADSP-21366 Preliminary Technical Data SUMMARY Single-Instruction Multiple-Data SIMD computational architecture On-chip memory—3M bit of on-chip SRAM and a dedicated 4M bit of on-chip mask-programmable ROM Code compatible with all other members of the SHARC family


    Original
    ADSP-21365/ADSP-21366 ADSP-21365/6 ADSP21365 32-bit/40-beat JESD51-5. ADSP-21365/6 PR04625-0-10/04 dts master audio DL 1200 3x3 bit parallel multiplier 4604 CMOS Dolby prologic ADSP-21365 CP-1201 PDF

    Untitled

    Abstract: No abstract text available
    Text: Product Folder Sample & Buy Support & Community Tools & Software Technical Documents AFE4403 SBAS650A – MAY 2014 – REVISED JUNE 2014 AFE4403 Ultra-Small, Integrated Analog Front-End for Heart Rate Monitors and Low-Cost Pulse Oximeters 1 Features 2 Applications


    Original
    AFE4403 SBAS650A AFE4403 110-dB PDF

    Untitled

    Abstract: No abstract text available
    Text: AFE4400 www.ti.com SBAS601D – DECEMBER 2012 – REVISED MAY 2013 Integrated Analog Front-End for Heart Rate Monitors and Low-Cost Pulse Oximeters Check for Samples: AFE4400 FEATURES APPLICATIONS • • • • 23 • • • • • • Fully-Integrated Analog Front-End for


    Original
    AFE4400 SBAS601D 95-dB PDF

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor Advance Information Document Number: MC33816 Rev. 3.0, 1/2014 SD6 Programmable Solenoid Controller for Precision Solenoid Control Applications 33816 The 33816 is a programmable gate driver IC for precision solenoid control applications. The IC consists of five external MOSFET high-side


    Original
    MC33816 PDF

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES DSP Microcomputer ADSP-21065L SDRAM Controller for Glueless Interface to Low Cost External M em ory @ 66 MHz 64M Words External Address Range 12 Programmable I/O Pins and T w o Timers w ith Event Capture Options Code-Com patible w ith ADSP-2106x Family


    OCR Scan
    ADSP-21065L ADSP-2106x 208-Lead 196-Ball 32-Bit 40-Bit PDF

    B41301

    Abstract: B2110A "Bipolar Integrated Technology" 51 ti jbr I321 B211 B2130 B3130 B4130 TI31
    Text: Bipolar Integrated Technology, Inc. B2130/B3130/B41301 Advance Information Single Chip Floating Point Processors Description Features Single chip solution for support of ANSI/IEEE STD. 754 single and double precision, and DEC F&G formats 10 ns (worst case) Pipeline mode for maximum throughput


    OCR Scan
    B2130/B3130/B41301 64-bit 32-bit B2110A/B2120A B3110A/B3120A B41301 B2110A "Bipolar Integrated Technology" 51 ti jbr I321 B211 B2130 B3130 B4130 TI31 PDF