concurrent rdram
Abstract: RDRAM CONCURRENT es a 00112 concurrent rdram 72 mbit concurrent RDRAM 72 9 rambus concurrent rdram R64MC-50-600 SVP-32 rdram clock generator concurrent RDRAM 72
Text: Preliminary Information Concurrent RDRAM ® 16/18Mbit 2Mx8/9 & 64/72Mbit (8Mx8/9) RAMBUS Overview The 16/18/64/72-Mbit Concurrent Rambus DRAMs (RDRAM) are extremely high-speed CMOS DRAMs organized as 2M or 8M words by 8 or 9 bits. They are capable of bursting unlimited lengths of data at 1.67 ns
|
Original
|
PDF
|
16/18Mbit
64/72Mbit
16/18/64/72-Mbit
600MHz
DL0029-07
concurrent rdram
RDRAM CONCURRENT
es a 00112
concurrent rdram 72 mbit
concurrent RDRAM 72 9
rambus concurrent rdram
R64MC-50-600
SVP-32
rdram clock generator
concurrent RDRAM 72
|
Untitled
Abstract: No abstract text available
Text: AT28C1024 Features • • • • • • • • • • • Fast Read Access Time -120 ns Automatic Page Write Operation Internal Address and Data Latches for64 Words Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 10 ms maximum 1 to 64 Word Page Write Operation
|
OCR Scan
|
PDF
|
AT28C1024
for64
X-15BC
AT28C1024-15LC
AT28C1024-20BM/883
AT28C1024-20LM/883
AT28C1024-20BM
AT28C1024-20LM
AT28C1024-20BI
AT28C1024-20LI
|
hfdw
Abstract: No abstract text available
Text: _ ü 16/18Mbit 2Mx8/9 & 64/72Mbit (8Mx8/9) ConcurrentRDRAM Overview VDD GND BUSDATA[8] GND BUSDATA[7] (NC) BUSENABLE VDD BUSDATA[6] GND BUSDATA[5] VDDA RXCLK GNDA TXCLK VDD BUSDATA[4] GND BUSCTRL SIN VREF SOUT BUSDATA[3] GND BUSDATA[2] (NC)
|
OCR Scan
|
PDF
|
16/18Mbit
64/72Mbit
16/18/64/72-M
600MHz
hfdw
|
msm16951
Abstract: CAT59C11 msm*16951 128x8 or gate 24 volt
Text: O K I semiconductor MSM 16951 1,024-B it SER IA L E2PROM FEATURES: • • • • • • • • • • • PIN CONFIGURATION CMOS Floating Gate Technology Single +5-volt supply Eight pin plastic package 64 x 16 or 128 x 8 user selectable serial memory
|
OCR Scan
|
PDF
|
MSM16951
024-Bit
CAT59C11
128x8)
64x16)
128x8
64x16
msm16951
CAT59C11
msm*16951
or gate 24 volt
|
Untitled
Abstract: No abstract text available
Text: FUJITSU M I C R O E L EC TR ON IC S FU JITSU 3 7 4 ^ 7 tiS DOQ4LSÖ DYNAMIC % IRAM CONTROLLER ADVANCE INFORMATION DESCRIPTION The Fujitsu MB1430 Dynamic RAM DRAM Controller Is a high-performance device that provides all control functions required to Implement and supervise a muitiple-DRAM memory. Major functions Include multiplexed address control, memory refresh, and
|
OCR Scan
|
PDF
|
MB1430
MBL8086,
MBL80186,
MBL80286
for64K,
|
Untitled
Abstract: No abstract text available
Text: Preliminary Information V fE X A R XR16C854 QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO H F DESCRIPTION The XR16C854 *1 854 is a universal asynchronous receiver and transmitter (UART) with a dual foot print interface compatible with the ST16C554D/654 and ST68C554/654. The 854 is an enhanced UART with 128 byte
|
OCR Scan
|
PDF
|
XR16C854
128-BYTE
ST16C554D/654
ST68C554/654.
|
Untitled
Abstract: No abstract text available
Text: fax id: 5214 CYPRESS CY7C008V/009V CY7C018V/019V PRELIMINARY 3.3V 64K/128K x 8/9 Dual-Port Static RAM Features Fully asynchronous operation Automatic power-down Expandable data bus to 16/18 bits or more using Mas ter/Slave chip select when using more than one device
|
OCR Scan
|
PDF
|
CY7C008V/009V
CY7C018V/019V
64K/128K
100-pln
CY7C008)
CY7C009)
CY7C018)
100-Pin
CY7C009V-15A
|
Untitled
Abstract: No abstract text available
Text: CMOS SyncFIFO 64x8, 256x8,512x8, 1024 x 8, 2048 x 8 and 4096 x 8 IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240 FEATURES: DESCRIPTION: • • • • • • • • • T he ID T 7 2 4 2 0 /7 2 2 0 0 /7 2 2 1 0 /7 2 2 2 0 /7 2 2 3 0 /7 2 2 4 0
|
OCR Scan
|
PDF
|
256x8
512x8,
IDT72420
IDT72200
IDT72210
IDT72220
IDT72230
IDT72240
IDT72420)
IDT72200)
|
90C31
Abstract: No abstract text available
Text: m ^7ifi52fl ooma?a 1 ? 'T - S 2 - 3 S - 4 £ WD90C31A High Performance Video Controller with Windows Accelerator WD90C31A WESTERN DIGITAL CORP 54E ]> • ^710220 001407*} 003 Hlil] TABLE OF CONTENTS T—5 2 - 3 3 - 4 5 Section Title Page , 1.0 INTRODUCTION
|
OCR Scan
|
PDF
|
7ifi52fl
WD90C31A
WD90C31A
132-pin
T-52-33-45
144-pin
90C31
|
ILO75
Abstract: No abstract text available
Text: fax id: 5215 CYPRESS CY7C027V/028V CY7C037V/038V PRELIMINARY 3.3V 32K/64KX 16/18 Dual-Port Static RAM Features • Fully asynchronous operation • Automatic power-down • Expandable data bus to 32/36 bits or more using Mas ter/Slave chip select when using more than one device
|
OCR Scan
|
PDF
|
CY7C027V/028V
CY7C037V/038V
32K/64KX
CY7C027V)
CY7C028V)
CY7C037V)
CY7C038V)
35-micron
100-Pin
ILO75
|
2964B
Abstract: N2964BI N2964BN
Text: Signetics 29Ó4B Dynamic Memory Controller Product Specification Logic Products FEATURES • Operating Options — controls 16K or 64K DRAMs • 8-Bit Refresh Counter — refresh address generation, clear input, and selectable terminal count 128 or 256 output
|
OCR Scan
|
PDF
|
2964B
2964B
0-32k
32-64k
16-32k
64-96k
32-48k
-128k
48-64k
N2964BI
N2964BN
|
NIC1000
Abstract: ST16C554 ST16C654 ST16C654CQ64 ST16C654DCQ64 ST68C554 NIC100
Text: V fE X A R ST16C654/654D QUAD UART WITH 64-BYTE FIFO AND INFRARED IrDA ENCODER/DECODER DESCRIPTION The ST16C654 *1 is a universal asynchronous receiver and transmitter (UART) with a dual foot print interface compatible with the ST16C554 and ST68C554. The 654 is an enhanced UART with 64 byte FIFO’s, automatic
|
OCR Scan
|
PDF
|
ST16C654/654D
64-BYTE
ST16C654
ST16C554
ST68C554.
NIC1000
ST16C654
ST16C654CQ64
ST16C654DCQ64
ST68C554
NIC100
|
16C654DCQ64
Abstract: st16c6541
Text: ST16C654/654D QUAD UART WITH 64-BYTE FIFO AND INFRARED IrDA ENCODER/DECODER DESCRIPTION The ST16C654 *1 is a universal asynchronous receiver and transmitter (UART) with a dual foot print interface compatible with the ST16C554 and ST68C554. The 654 is an enhanced UART with 64 byte FIFO’s, automatic
|
OCR Scan
|
PDF
|
ST16C654/654D
64-BYTE
ST16C654
ST16C554
ST68C554.
16C654DCQ64
st16c6541
|