Untitled
Abstract: No abstract text available
Text: INT EG RAT ED DEVICE T7 dË J 482577 1 INTEGRATED DEVICE MÖHS771 ODOSÖDÜ 4 97D 0 2800 T -4 6 -2 3 -1 4 Integrated DeviceTechnology Inc. 128K x 8 SRAM WITH REGISTERED IDT7M826 ADDRESS LINES, REGISTERED DATA.m LINES AND LATCHED/BUFFERED DATA0UT LINES 53
|
OCR Scan
|
PDF
|
HS771
IDT7M826
20MHz
Vcc50
-200tnV
MflHS771
128KX8)
|
Untitled
Abstract: No abstract text available
Text: 128K x 8 SRAM WITH REGISTERED ADDRESS LINES, REGISTERED DATA!N LINES AND LATCHED/BUFFERED DATA o u t LINES Address, Write Enable W E and the three Chip Select (CS) lines are controlled by CP. W hen CE (clock enable) is asserted, all address, C S a n d W E data that m eetsthe specified set-up time will
|
OCR Scan
|
PDF
|
-200mV
IDT7M826
|
Untitled
Abstract: No abstract text available
Text: 1 MEGABIT 128K x 8 REGISTERED/BUFFERED/ LATCHED CMOS STATIC RAM SUBSYSTEMS IDT7M824 FAMILY FEATURES: DESCRIPTION: • High-density 1024K-bit (128K x 8-bit) CMOS static RAM modules with registered/buffered/latched addresses and l/Os The IDT7M824 fam ily is a set of 1024K-bit (128K x 8-bit) high
|
OCR Scan
|
PDF
|
1024K-bit
-15mA
64-pin,
IDT49C802
IDT49C802
|
IDT7M824
Abstract: No abstract text available
Text: INT EGR AT E» DEVICE T7 4 8 25 77 1 I N T E G R A T E D DEVI CE " Î ËJ 4055771 Q0027Ö1 4 J “ 97D 0 2 7 8 Ï 1 M EGABIT 128K x 8) R EG ISTE R ED /B U FFER ED / LATCHED C M O S STATIC RAM SUB SYSTEM S D/ T-46-23-14 IDT7M824 FAMILY FEATURES: DESCRIPTION:
|
OCR Scan
|
PDF
|
Q0027
T-46-23-14
1024K-blt
64-pfn,
IDT49C802
IDT7M824
|