Advanced Boot Block Flash
Abstract: AES-128 CS201 CS281 CS289 AGLP125
Text: v1.5 IGLOO PLUS Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode
|
Original
|
PDF
|
130-nm,
Advanced Boot Block Flash
AES-128
CS201
CS281
CS289
AGLP125
|
A3P600
Abstract: A3P060 A3P1000 A3P125 A3P250 AECQ100 AEC-Q100 FG144 FG256 FG484
Text: v1.0 Automotive ProASIC3 Flash Family FPGAs Features and Benefits Low Power • 1.5 V Core Voltage • Support for 1.5-V-Only Systems • Low-Impedance Flash Switches High-Temperature AEC-Q100–Qualified Devices • Grade 2 105°C TA 115°C TJ • Grade 1 125°C TA (135°C TJ)
|
Original
|
PDF
|
AEC-Q100
A3P600
A3P060
A3P1000
A3P125
A3P250
AECQ100
FG144
FG256
FG484
|
A3PE3000L FG484
Abstract: Actel pdf on radio emitter A3PE3000L FG144 FG256 FG324 FG484 PQ208 TDP 245 Y
Text: v1.3 ProASIC3L Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • Dramatic Reduction in Dynamic and Static Power Savings • 1.2 V to 1.5 V Core and I/O Voltage Support for Low Power • Low Power Consumption in Flash*Freeze Mode Allows for
|
Original
|
PDF
|
130-nm,
A3PE3000L FG484
Actel pdf on radio emitter
A3PE3000L
FG144
FG256
FG324
FG484
PQ208
TDP 245 Y
|
A3P250
Abstract: A3P060 A3P1000 Datasheet A3P125 IO97RSB2 IO52NDB1 FBGA A3P250 fbga 256 A3P250 ACTEL ACTEL FBGA 144
Text: Automotive ProASIC3 Packaging 3 – Package Pin Assignments 100-Pin VQFP 100 1 Note: This is the top view of the package. Note For Package Manufacturing and Environmental information, visit the Resource Center at .
|
Original
|
PDF
|
100-Pin
A3P060
IO62RSB1
IO31RSB0
GAA2/IO51RSB1
A3P250
A3P1000
Datasheet A3P125
IO97RSB2
IO52NDB1
FBGA A3P250
fbga 256
A3P250 ACTEL
ACTEL FBGA 144
|
AFS600-FG256
Abstract: zo 103 ma 75 607 A54 ZENER flashpro3 schematic mark AT0 Unipolar PC atx 400 P4 power supply diagram zener Diode B23 PQ208 QN108 QN180
Text: Preliminary v1.7 Actel Fusion Mixed-Signal FPGAs Family with Optional ARM® Support Features and Benefits – Frequency: Input 1.5–350 MHz, Output 0.75–350 MHz Low Power Consumption High-Performance Reprogrammable Flash Technology • • • • • Single 3.3 V Power Supply with On-Chip 1.5 V Regulator
|
Original
|
PDF
|
130-nm,
128-Bit
AFS600-FG256
zo 103 ma 75 607
A54 ZENER
flashpro3 schematic
mark AT0
Unipolar PC atx 400 P4 power supply diagram
zener Diode B23
PQ208
QN108
QN180
|
Untitled
Abstract: No abstract text available
Text: Revision 22 IGLOO Low Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Low Power • • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode
|
Original
|
PDF
|
|
QN68
Abstract: VQ100 PAC11 ProASIC3 handbook
Text: Advance v0.5 ProASIC®3 nano Flash FPGAs Features and Benefits Advanced I/Os Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Reprogrammable Flash Technology • • • • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS Process
|
Original
|
PDF
|
130-nm,
128-Bit
QN68
VQ100
PAC11
ProASIC3 handbook
|
A54 ZENER
Abstract: AFS600-FG256 mark AT0 QN108 CORE8051 bipolar ROM
Text: v2.0 Actel Fusion Family of Mixed-Signal FPGAs Features and Benefits In-System Programming ISP and Security High-Performance Reprogrammable Flash Technology Advanced Digital I/O • • • • • Secure ISP with 128-Bit AES via JTAG • FlashLock® to Secure FPGA Contents
|
Original
|
PDF
|
128-Bit
130-nm,
A54 ZENER
AFS600-FG256
mark AT0
QN108
CORE8051
bipolar ROM
|
Untitled
Abstract: No abstract text available
Text: Revision 15 ProASIC3 Flash Family FPGAs with Optional Soft ARM Support Features and Benefits Advanced I/O High Capacity • 15 K to 1 M System Gates • Up to 144 Kbits of True Dual-Port SRAM • Up to 300 User I/Os Reprogrammable Flash Technology • 130-nm, 7-Layer Metal 6 Copper , Flash-Based CMOS
|
Original
|
PDF
|
130-nm,
64-Bit
128-Bit
|
CPLD
Abstract: CS-289
Text: Revision 14 IGLOO PLUS Low Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Advanced I/O Low Power • • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode
|
Original
|
PDF
|
|
a51 ZENER DIODE
Abstract: transistor 2n2222 bipolar ROM EQUIVALENCES TRANSISTOR LIST ProASIC3 lvds yl 1060
Text: Revision 3 Fusion Family of Mixed Signal FPGAs Features and Benefits In-System Programming ISP and Security • ISP with 128-Bit AES via JTAG • FlashLock Designed to Protect FPGA Contents High-Performance Reprogrammable Flash Technology • • • •
|
Original
|
PDF
|
130-nm,
128-Bit
a51 ZENER DIODE
transistor 2n2222
bipolar ROM
EQUIVALENCES TRANSISTOR LIST
ProASIC3 lvds
yl 1060
|
ProASIC3 Flash Family
Abstract: No abstract text available
Text: Revision 5 Automotive ProASIC3 Flash Family FPGAs Features and Benefits Low Power • 1.5 V Core Voltage • Support for 1.5-V-Only Systems • Low-Impedance Flash Switches Extended Temperature AEC-Q100–Qualified Devices • Grade 2: –40°C to 105°C TA 115°C TJ
|
Original
|
PDF
|
AEC-Q100
ProASIC3 Flash Family
|
Untitled
Abstract: No abstract text available
Text: ProASIC 3 Datasheet P ro du c t Br ie f 1 – ProASIC®3 Flash Family FPGAs with Optional Soft ARM® Support Features and Benefits • • • • • 30 k to 1 Million System Gates Up to 144 kbits of True Dual-Port SRAM Up to 300 User I/Os Reprogrammable Flash Technology
|
Original
|
PDF
|
130-nm,
64-Bit
A3P030)
128-Bit
A3P030
|
Untitled
Abstract: No abstract text available
Text: v1.0 IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Advanced I/O Low Power • • • • • 1.2 V or 1.5 V Core and I/O Voltage for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode
|
Original
|
PDF
|
AGL250
|
|
|
peak china qfn 9 x 9 tray drawing
Abstract: semi catalog AGL1000-FG484
Text: IGLOO Handbook IGLOO Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – IGLOO Datasheet IGLOO Low-Power Flash FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Product Brief 1 – IGLOO PLUS Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits High-Performance Routing Hierarchy Low Power Advanced I/O • Segmented, Hierarchical Routing and Clock Structure • • • • • 1.2 V or 1.5 V Core Voltage for Low Power
|
Original
|
PDF
|
|
br 8892
Abstract: No abstract text available
Text: IGLOO Datasheet P ro du c t Br ie f 1 – IGLOO™ Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Advanced I/O • • • • Low Power • • • • • • 1.2 V or 1.5 V Core Voltage for Low Power Supports Single-Voltage System Operation
|
Original
|
PDF
|
130-nm,
IO44RSB1
IO45RSB1.
121-Pin
AGL060
256-Pin
AGL1000
281-Pin
100-Pin
br 8892
|
equivalent ZO 607
Abstract: JESD 201 class 1A crystal k 1058 mosfet
Text: Advanced v0.8 Fusion Family of Mixed-Signal Flash FPGAs ® with Optional Soft ARM Support Features and Benefits Low Power Consumption High-Performance Reprogrammable Flash Technology • • • • • • Advanced 130-nm, 7-Layer Metal, Flash-Based CMOS Process
|
Original
|
PDF
|
130-nm,
32-Bit
12-Bit
equivalent ZO 607
JESD 201 class 1A crystal
k 1058 mosfet
|
Untitled
Abstract: No abstract text available
Text: Automotive ProASIC 3 Datasheet P ro du c t Br ie f ® 1 – Automotive ProASIC®3 Flash Family FPGAs Features and Benefits Low Power High-Temperature AEC-Q100–Qualified Devices • • • Grade 2 105°C TA 115°C TJ Grade 1 125°C TA (135°C TJ) PPAP Documentation
|
Original
|
PDF
|
AEC-Q100
130-nm,
64-Bit
A3P1000
IO181RSB2
IO178RSB2
IO175RSB2
IO169RSB2
IO166RSB2
IO160RSB2
|
ProASIC PLUS v0.1
Abstract: AGL015
Text: v1.2 IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology Features and Benefits Advanced I/O • • • • Low Power • • • • • 1.2 V to 1.5 V Core Voltage Support for Low Power Supports Single-Voltage System Operation 5 µW Power Consumption in Flash*Freeze Mode
|
Original
|
PDF
|
AGL250
ProASIC PLUS v0.1
AGL015
|
verilog code for 128 bit AES encryption
Abstract: 4 bit bistable latch vhdl code zoom 505 schematic 0.13-um CMOS standard cell library inverter
Text: Automotive ProASIC 3 Handbook Automotive ProASIC3 Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – Automotive ProASIC3 Datasheet Automotive ProASIC3 Flash Family FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: IGLOO Handbook IGLOO Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i-i Section I – IGLOO™ Datasheet IGLOO™ Low-Power Flash FPGAs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: IGLOO nano Handbook IGLOO nano Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – IGLOO nano Datasheet IGLOO nano Low-Power Flash FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
|
Original
|
PDF
|
|
Power Track servo v1.0
Abstract: No abstract text available
Text: IGLOO Handbook IGLOO Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – IGLOO™ Datasheet IGLOO™ Low-Power Flash FPGAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1
|
Original
|
PDF
|
|