Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ISERDES SPARTAN 6 Search Results

    ISERDES SPARTAN 6 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    OSERDES

    Abstract: oserdes2 DDR spartan6 XAPP1064 ISERDES2 oserdes2 serdes clock_generator_ddr_s8_diff ISERDES spartan 6 SP601 Clock-Generator
    Text: Application Note: Spartan-6 FPGAs Source-Synchronous Serialization and Deserialization up to 1050 Mb/s XAPP1064 (v1.0) December 23, 2009 Author: NIck Sawyer Summary Spartan -6 devices contain input SerDes (ISERDES) and output SerDes (OSERDES) blocks. These primitives simplify the design of serializing and deserializing circuits, while allowing


    Original     		XAPP1064 OSERDES oserdes2 DDR spartan6 XAPP1064 ISERDES2 oserdes2 serdes clock_generator_ddr_s8_diff ISERDES spartan 6 SP601 Clock-Generator PDF

    ISERDES

    Abstract: ISERDES spartan 6 OSERDES SRL16 XAPP721
    Text: Application Note: Virtex-4 FPGAs R XAPP721 v2.2 July 29, 2009 High-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES Author: Maria George Summary This application note describes a data capture technique for a high-performance DDR2 SDRAM interface. This technique uses the Input Serializer/Deserializer (ISERDES) and Output


    Original     		XAPP721 64-Bit 72-Bit ISERDES ISERDES spartan 6 OSERDES SRL16 XAPP721 PDF

    iodelay

    Abstract: XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE
    Text: Application Note: Virtex-6 FPGAs SFI-4.1 16-Channel SDR Interface with Bus Alignment Using Virtex-6 FPGAs XAPP880 v1.0 February 10, 2010 Author: Vasu Devunuri Summary This application note describes an SFI-4.1 reference design that implements the OIF-SFI4-01.01 interface [Ref 1], a 16-channel, source-synchronous LVDS interface operating


    Original     		16-Channel XAPP880 OIF-SFI4-01 16-channel, iodelay XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE PDF

    Artix-7

    Abstract: xilinx MARKING CODE Artix 7
    Text: 10 XA Artix-7 FPGAs Overview DS197 v1.0 January 20, 2014 Advance Product Specification General Description Xilinx XA Artix®-7 (Automotive) FPGAs are optimized for the lowest cost and power with small form-factor packaging for high-volume automotive applications. Designers can leverage more logic per watt compared to the Spartan®-6 family.


    Original     		DS197 Artix-7 xilinx MARKING CODE Artix 7 PDF

    ISERDES

    Abstract: XC6VLX130TFF1156 UG361 DSP48E1 SSTL15 XC6VLX130T XC6VLX760 iodelay vhdl code XC6VLX130T-FF1156
    Text: Virtex-6 FPGA SelectIO Resources User Guide UG361 v1.2 January 18, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG361 ISERDES XC6VLX130TFF1156 UG361 DSP48E1 SSTL15 XC6VLX130T XC6VLX760 iodelay vhdl code XC6VLX130T-FF1156 PDF

    ISERDES

    Abstract: UG361 DSP48E1 SSTL15 OSERDES parallel to serial conversion vhdl xilinx tri mode ethernet TRANSMITTER signal LVCMOS15 LVCMOS25 XC6VLX130T
    Text: Virtex-6 FPGA SelectIO Resources User Guide [optional] UG361 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG361 ISERDES UG361 DSP48E1 SSTL15 OSERDES parallel to serial conversion vhdl xilinx tri mode ethernet TRANSMITTER signal LVCMOS15 LVCMOS25 XC6VLX130T PDF

    XAPP860

    Abstract: ISERDES OSERDES ISERDES spartan 6 X8601 ML550 XAPP855 DS202 iodelay 400Mbs
    Text: Application Note: Virtex-5 FPGAs R XAPP860 v1.1 July 17, 2008 Summary 16-Channel, DDR LVDS Interface with Real-Time Window Monitoring Author: Brandon Day This application note describes a 16-channel, source-synchronous LVDS interface operating at double data rate (DDR). The transmitter (TX) requires 16 LVDS pairs for data and one LVDS


    Original     		XAPP860 16-Channel, XAPP860 ISERDES OSERDES ISERDES spartan 6 X8601 ML550 XAPP855 DS202 iodelay 400Mbs PDF

    XA6SLX45

    Abstract: Spartan-6 FPGA iodelay XA6SLX75 XA6SLX16 UG381 SPARTAN 6 UG385 Spartan-6 PCB design guide Xa6SLX9 2FGG484
    Text: 9 XA Spartan-6 Automotive FPGA Family Overview DS170 v1.0 March 2, 2010 Advance Product Specification General Description The Xilinx Automotive (XA) Spartan -6 family of FPGAs provides leading system integration capabilities with the lowest total cost for highvolume automotive applications. The nine-member family delivers expanded densities ranging from 3,840 to 74,637 logic cells, with lower


    Original     		DS170 UG382) UG393) UG386) XA6SLX45 Spartan-6 FPGA iodelay XA6SLX75 XA6SLX16 UG381 SPARTAN 6 UG385 Spartan-6 PCB design guide Xa6SLX9 2FGG484 PDF

    JESD79-2c

    Abstract: oserdes2 DDR spartan6 ISERDES2 JESD79-3 UG381 ISERDES xc6slx xc6slx75t xc6slx75 DVI VHDL
    Text: Spartan-6 FPGA SelectIO Resources User Guide UG381 v1.3 March 15, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG381 JESD79-2c oserdes2 DDR spartan6 ISERDES2 JESD79-3 UG381 ISERDES xc6slx xc6slx75t xc6slx75 DVI VHDL PDF

    SPARTAN 6 xc6slx45 pin configuration

    Abstract: XC6SLX45 spartan 6 partial configuration XC6SLX16 Spartan-6 FPGA XC6SLX9 iodelay DSP48A1 XC6SLX100 XC6SLX25
    Text: 10 Spartan-6 Family Overview DS160 v1.3 November 5, 2009 Advance Product Specification General Description The Spartan -6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,840 to 147,443 logic cells, with half the power consumption of previous


    Original     		DS160 UG382) UG393) UG386) SPARTAN 6 xc6slx45 pin configuration XC6SLX45 spartan 6 partial configuration XC6SLX16 Spartan-6 FPGA XC6SLX9 iodelay DSP48A1 XC6SLX100 XC6SLX25 PDF

    xc6slx45 pinout

    Abstract: DS160 xc6slx75t XC6SLX4 2 CSG225 I XC6SLX45 XC6SLX75 XC6SLX9 2 CSG225 I XC6SLX16 ISERDES spartan 6 SPARTAN 6 DS162
    Text: 10 Spartan-6 Family Overview DS160 v1.4 March 3, 2010 Advance Product Specification General Description The Spartan -6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,840 to 147,443 logic cells, with half the power consumption of previous


    Original     		DS160 UG382) UG393) UG386) xc6slx45 pinout DS160 xc6slx75t XC6SLX4 2 CSG225 I XC6SLX45 XC6SLX75 XC6SLX9 2 CSG225 I XC6SLX16 ISERDES spartan 6 SPARTAN 6 DS162 PDF

    DS160

    Abstract: SPARTAN 6 Spartan-6 FPGA spi flash spartan 6 XC6SLX45T XC6SLX45 xc6slx75 XC6SLX75T XC6SLX16 iodelay
    Text: 10 Spartan-6 Family Overview DS160 v1.2 June 24, 2009 Advance Product Specification General Description The Spartan -6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,400 to 148,000 logic cells, with half the power consumption of previous


    Original     		DS160 UG382) UG393) UG386) DS160 SPARTAN 6 Spartan-6 FPGA spi flash spartan 6 XC6SLX45T XC6SLX45 xc6slx75 XC6SLX75T XC6SLX16 iodelay PDF

    Untitled

    Abstract: No abstract text available
    Text: Spartan-6 FPGA SelectIO Resources User Guide UG381 v1.5 February 7, 2013 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG381 PDF

    UG380

    Abstract: Spartan-6 PCB design guide XC6SLX45T XC6SLX150 XC6SLX25 lx25t XC6SLX100 XC6SLX45 spartan6 block ram iodelay
    Text: 11 Spartan-6 Family Overview DS160 v1.7 March 21, 2011 Preliminary Product Specification General Description The Spartan -6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,840 to 147,443 logic cells, with half the power consumption of previous


    Original     		DS160 UG383) UG384) UG386) DSP48A1 UG389) UG380 Spartan-6 PCB design guide XC6SLX45T XC6SLX150 XC6SLX25 lx25t XC6SLX100 XC6SLX45 spartan6 block ram iodelay PDF

    Spartan-6 Family Overview

    Abstract: Spartan-6 DS160 XC6SLX SPARTAN 6 UG385 CSG324 XC6SL XC6SLX150 spartan6 XC6slx45
    Text: 11 Spartan-6 Family Overview DS160 v2.0 October 25, 2011 Product Specification General Description The Spartan -6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,840 to 147,443 logic cells, with half the power consumption of previous


    Original     		DS160 DS172) UG388) UG393) Spartan-6 Family Overview Spartan-6 DS160 XC6SLX SPARTAN 6 UG385 CSG324 XC6SL XC6SLX150 spartan6 XC6slx45 PDF

    iodelay

    Abstract: SPARTAN-6 GTP DSP48A1 SPARTAN 6 peripherals datasheet XC6SLX75 DS160 spi flash spartan 6 SPARTAN 6 XC6SLX25 Spartan-6 PCB design guide
    Text: 10 Spartan-6 Family Overview DS160 v1.6 November 5, 2010 Advance Product Specification General Description The Spartan -6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,840 to 147,443 logic cells, with half the power consumption of previous


    Original     		DS160 UG394) UG383) DS170) iodelay SPARTAN-6 GTP DSP48A1 SPARTAN 6 peripherals datasheet XC6SLX75 DS160 spi flash spartan 6 SPARTAN 6 XC6SLX25 Spartan-6 PCB design guide PDF

    XQ6SLX75T

    Abstract: XQ6SLX150 XQ6SLX75 spartan 6 LX150 XQ6SLX150T SPARTAN 6 UG385 SPARTAN-6 GTP LX150T spartan 6 LX150t DSP48A1
    Text: 9 Defense-Grade Spartan-6Q Family Overview DS172 v1.0 July 14, 2011 Preliminary Product Specification General Description The Defense-Grade Spartan -6Q family provides a secure foundation for information assurance and anti-tamper designs that require low


    Original     		DS172 UG383) UG384) UG386) DSP48A1 UG389) XQ6SLX75T XQ6SLX150 XQ6SLX75 spartan 6 LX150 XQ6SLX150T SPARTAN 6 UG385 SPARTAN-6 GTP LX150T spartan 6 LX150t PDF

    OSERDES

    Abstract: DAC FPGA START KIT Virtex-5 FPGA Packaging and Pinout Specification XAPP873 pcb layout design mobile DDR parallel to serial conversion vhdl RAMB36 iodelay fpga cdma ip vhdl examples ML550
    Text: Application Note: Virtex-5 FPGAs R XAPP873 v1.2 June 15, 2010 Virtex-5 FPGA Interface for Fujitsu Digital-to-Analog Converters with LVDS Inputs Author: Marc Defossez Summary This application note describes how to interface a Fujitsu MB86064 digital-to-analog


    Original     		XAPP873 MB86064 MB86065 OSERDES DAC FPGA START KIT Virtex-5 FPGA Packaging and Pinout Specification XAPP873 pcb layout design mobile DDR parallel to serial conversion vhdl RAMB36 iodelay fpga cdma ip vhdl examples ML550 PDF

    LPDDR KINTEX 7

    Abstract: SPARTAN-6 spartan6 ug384 XA6SLX75
    Text: 10 XA Spartan-6 Automotive FPGA Family Overview DS170 v1.3 December 13, 2012 Product Specification General Description The Xilinx Automotive (XA) Spartan -6 family of FPGAs provides leading system integration capabilities with the lowest total cost for highvolume automotive applications. The ten-member family delivers expanded densities ranging from 3,840 to 101,261 logic cells and faster,


    Original     		DS170 UG382) UG393) UG394) LPDDR KINTEX 7 SPARTAN-6 spartan6 ug384 XA6SLX75 PDF

    RTL 8188

    Abstract: UG190 RAMB36 301071207 DO310 TRANSISTOR REPLACEMENT GUIDE XC5VLX220T XC5VLX85T RAMB18SDP
    Text: Virtex-5 FPGA User Guide UG190 v4.4 December 2, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG190 SSTL18 RTL 8188 UG190 RAMB36 301071207 DO310 TRANSISTOR REPLACEMENT GUIDE XC5VLX220T XC5VLX85T RAMB18SDP PDF

    RTL 8188

    Abstract: RAMB18SDP xerox 1025 ISERDES Virtex-5 FPGA User Guide UG190 RAMB36 vhdl code hamming ecc RAMB36SDP RAMB18 UG190
    Text: Virtex-5 FPGA User Guide UG190 v5.3 May 17, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG190 SSTL18 RTL 8188 RAMB18SDP xerox 1025 ISERDES Virtex-5 FPGA User Guide UG190 RAMB36 vhdl code hamming ecc RAMB36SDP RAMB18 UG190 PDF

    ISERDES

    Abstract: XAPP881 voter CLK180 625MHz
    Text: Application Note: Virtex-6 FPGAs Virtex-6 FPGA LVDS 4X Asynchronous Oversampling at 1.25 Gb/s XAPP881 v1.0.1 July 25, 2010 Summary Authors: Catalin Baetoniu and Brandon Day The Virtex -6 FPGA SelectIO technology can perform 4X asynchronous oversampling at


    Original     		XAPP881 ISERDES XAPP881 voter CLK180 625MHz PDF

    XQ7A200T

    Abstract: No abstract text available
    Text: 12 Defense-Grade 7 Series FPGAs Overview DS185 v1.0 May 10, 2013 Advance Product Specification General Description Xilinx Defense-grade 7 series FPGAs comprise three FPGA families that address the complete range of system requirements, ranging from low cost,


    Original     		DS185 XQ7A200T PDF

    Z-7020

    Abstract: No abstract text available
    Text: Zynq-7000 All Programmable SoC Overview DS190 v1.4 August 6, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core


    Original     		Zynq-7000 DS190 Z-7020 PDF