Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    J-K FLIP FLOP CLOCK TOGGLE Search Results

    J-K FLIP FLOP CLOCK TOGGLE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TB67S539FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=2/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S149AFTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S549FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=1.5/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S589FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver / Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / CLK input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation
    TB67S589FNG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver / Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / CLK input type / HTSSOP28 Visit Toshiba Electronic Devices & Storage Corporation

    J-K FLIP FLOP CLOCK TOGGLE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    C1995

    Abstract: DM74ALS DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A
    Text: DM74ALS109A Dual J-K PositiveEdge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop Each flip-flop has individual J K clock clear and preset inputs and also complementary Q and Q outputs


    Original     		PDF DM74ALS109A DM54ALS109A C1995 DM74ALS DM74ALS109AM DM74ALS109AN LS109 M16A N16A

    74F114

    Abstract: N74F114D N74F114N
    Text: Philips Semiconductors Product specification Dual J-K negative edge-triggered flip-flop with common clock and reset DESCRIPTION 74F114 PIN CONFIGURATION The 74F114, Dual Negative edge-triggered JK-Type Flip-Flop with common clock and reset inputs, features individual J, K, Clock CP ,


    Original     		PDF 74F114 74F114, SF00110 100MHz 500ns SF00006 74F114 N74F114D N74F114N

    Hitachi DSA00279

    Abstract: No abstract text available
    Text: HD74HC114 Dual J-K Flip-Flops with Preset, Common Clear and Common Clock Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs. Two flip-flops


    Original     		PDF HD74HC114 Hitachi DSA00279

    DP-14

    Abstract: FP-14DA FP-14DN HD74HC73 TTP-14D Hitachi DSA003775
    Text: HD74HC73 Dual J-K Flip-Flops with Clear Description The flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each flip-flop has independent, J, K, clock, and clear inputs and Q and Q outputs. Clear is


    Original     		PDF HD74HC73 DP-14 FP-14DA FP-14DN HD74HC73 TTP-14D Hitachi DSA003775

    DP-14

    Abstract: FP-14DA FP-14DN HD74HC114 Hitachi DSA00334
    Text: HD74HC114 Dual J-K Flip-Flops with Preset, Common Clear and Common Clock Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs. Two flip-flops are


    Original     		PDF HD74HC114 DP-14 FP-14DA FP-14DN HD74HC114 Hitachi DSA00334

    DP-14

    Abstract: FP-14DA FP-14DN HD74HC78 TTP-14D Hitachi DSA00388
    Text: HD74HC78 Dual J-K Flip-Flops with Preset, Common Clear and Common Clock Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. Each flip-flop has independent J, K, and preset inputs and Q and Q outputs. Two flip-flops are


    Original     		PDF HD74HC78 DP-14 FP-14DA FP-14DN HD74HC78 TTP-14D Hitachi DSA00388

    DP-14

    Abstract: FP-14DA FP-14DN HD74HC108 TTP-14D Hitachi DSA00395
    Text: HD74HC108 Dual J-K Flip-Flops with Preset, Common Clear and Common Clock Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. Each flip-flop has independent J, K, and preset inputs and Q and Q outputs. Two flip-flops are


    Original     		PDF HD74HC108 DP-14 FP-14DA FP-14DN HD74HC108 TTP-14D Hitachi DSA00395

    DM74ALS

    Abstract: DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109
    Text: DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    Original     		PDF DM74ALS109A DM54ALS109A DM74ALS DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109

    Untitled

    Abstract: No abstract text available
    Text: Signetics 54F113 Flip-Flop Dual J-K Negative Edge-Triggered Flip-Flop Without Reset Product Specification Military Logic Products DESCRIPTION The 54F113 is a dual J-K negative edge-triggered flip-flop featuring indi­ vidual J, K, Set and Clock inputs. The


    OCR Scan     		PDF 54F113 54F113 500ns

    14027B

    Abstract: HD14027B
    Text: HD14027B Dual J - K Flip Flop The HD14027B dual J-K flip-flop has independent J, K, Clock C , Set(S) and Reset(R) inputs for each flip-flop. These devices may be used in control, register, or toggle functions. • PIN ARRANGEMENT ■ FEATURES • • •


    OCR Scan     		PDF HD14027B HD14027B CD4027B MC14027B K20ns 14027B

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA DUAL J-K FLIP-FLOP MC14027B The MC14Q27B dual J-K flip-flop has independent J, K, Clock {Q, Set S and Reset |R) inputs for each flip-flop. These devices may be used in control, register, or toggle functions. CMOS SSI • • Diode Protection on A ll Inputs


    OCR Scan     		PDF MC14Q27B MC14027B

    Untitled

    Abstract: No abstract text available
    Text: m jé National Semiconductor DM74AS109 Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The ’AS109 is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also


    OCR Scan     		PDF DM74AS109 AS109

    Untitled

    Abstract: No abstract text available
    Text: MC14025B See Page 6-5 MOTOROLA MCM025U8 See Page 6-14 MC14027B DUAL J-K FLIP-FLOP The M C14027B dual J-K flip-flop has independent J , K , Clock C , Set (S) and Reset (R ) inputs for each flip-flop. These devices may be used in control, register, or toggle functions.


    OCR Scan     		PDF MC14025B MCM025U8 MC14027B C14027B

    54LS112

    Abstract: No abstract text available
    Text: M MOTOROLA M ilitary 54LS112A Dual J -K Flip-Flop W ith C lear and P reset MPO lllflll ELECTRICALLY TESTED PER: MIL-M-38510/30103 The 54LS112A dual flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes


    OCR Scan     		PDF MIL-M-38510/30103 54LS112A 54LS112A JM38510/30103BXA 54LS112A/BXAJC 54LS112

    Untitled

    Abstract: No abstract text available
    Text: & > M ilitary 54LS112A MOTOROLA Dual J -K Flip-Flop W ith C lear and P reset lllllll ELECTRICALLY TESTED PER: MIL-M-38510/30103 M PO The 54LS112A dual flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes


    OCR Scan     		PDF 54LS112A MIL-M-38510/30103 54LS112A JM38510/30103BXA 54LS112A/BXAJC

    pin diagram of 7476

    Abstract: 74LS76 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram
    Text: 7476, LS76 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-triggered. JK information is loaded into the master while the Clock is HIGH and


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns pin diagram of 7476 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram

    Untitled

    Abstract: No abstract text available
    Text: 54LS109 Signetics Flip-Flop Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION The 54LS109 is a dual positive edge-trig­ gered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also


    OCR Scan     		PDF 54LS109 54LS109 54LSXXX 500ns S15ns 1N916 1N3064,

    74107 pin diagram

    Abstract: CI 74107 74ls107 pin configuration 74LS107 TTL 74107 2RD22 74107 LS107 1N3064 1N916
    Text: Signetics 74107, LS107 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The ’107 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 74107 is a positive pulse-triggered flip­ flop. JK information is loaded into the


    OCR Scan     		PDF LS107 74LS107 1N916, 1N3064, 500ns 74107 pin diagram CI 74107 pin configuration 74LS107 TTL 74107 2RD22 74107 LS107 1N3064 1N916

    Motorola u

    Abstract: No abstract text available
    Text: MOTOROLA U K . DUAL J-K MASTER-SLAVE FLIP-FLOP The MC10135 is a dual master-slave dc coupled J-K flip-flop. Asynchronous set S and reset (R )are provided. The set and reset inputs override the clock. _ A com mon clock is provided with separate J-K inputs. When


    OCR Scan     		PDF MC10135 MC10135 Motorola u

    Untitled

    Abstract: No abstract text available
    Text: 54F109 Signetics Flip-Flop Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION The 54F109 is a dual positive edge-trig­ gered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs, and complementary Ü outputs.


    OCR Scan     		PDF 54F109 54F109 500ns

    74ls112 pin configuration

    Abstract: 74ls112 function table 74LS112 74S112
    Text: Signetics 74LS112, S112 Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set So and Reset (R q) inputs, when LOW,


    OCR Scan     		PDF 74LS112, 1N916, 1N3064, 500ns 500ns 74ls112 pin configuration 74ls112 function table 74LS112 74S112

    jk flip flop 7476

    Abstract: 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476
    Text: Signetics 7476, LS76 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns jk flip flop 7476 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476

    74LS113

    Abstract: S113 equivalent
    Text: 74LS113, S113 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '113 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchro­ nous Set Su input, when LOW, forces


    OCR Scan     		PDF 74LS113, WF08450S 1N916, 1N3064, 500ns 500ns 74LS113 S113 equivalent

    PIN CONFIGURATION 7476

    Abstract: pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output 74LS76 J-K Flip-Flop 7476
    Text: 7476, LS76 Sjgnetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns PIN CONFIGURATION 7476 pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476