mii to hdlc
Abstract: MPC8540 MPC8541E MPC8555E MPC8560 e500 dhrystone
Text: Integrated Communications Processors MPC8560/E PowerQUICC III Processor Overview MPC8560 Block Diagram The PowerQUICC™ III is a versatile integrated communications processor designed for a variety of compute-intensive applications, 256 KB L2 Cache I2C Controller
|
Original
|
PDF
|
MPC8560/E
MPC8560
64-bit,
controller--500
32-bit
64-bit
32-bit,
783-pin
mii to hdlc
MPC8540
MPC8541E
MPC8555E
e500 dhrystone
|
vrc5476
Abstract: VR12000 VR7701 VRC5074 VR4181 NEC VR10000 "embedded dram" nec MIPS64 VR4121 vrc4375
Text: VR7701 VR Series 64-Bit MIPS RISC Microprocessor Description The 64-bit VR7701 µPD30771 MIPS® microprocessor is particularly suited for designs requiring a high-performance embedded system processor. Features include a 133 MHz double data rate (DDR) SDRAM controller, 133 MHz PCI-X interface, an on-chip L2 cache,
|
Original
|
PDF
|
VR7701
64-Bit
VR7701TM
PD30771)
64-Bit
vrc5476
VR12000
VR7701
VRC5074
VR4181
NEC VR10000
"embedded dram" nec
MIPS64
VR4121
vrc4375
|
Marvell
Abstract: MIPS64 RM-90 RM9000x2 Integrated Multiprocessor E9000
Text: RM9000x1 Preliminary RM9000x1 Integrated Microprocessor FEATURES E9000 CPU CORE CACHE AND I/O COHERENCY PMC-Sierra’s RM9000x1 Integrated Processor is a high performance 64-bit MIPS -based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the
|
Original
|
PDF
|
RM9000x1
RM9000x1
E9000
RM9000x1TM
64-bit
RM9000x2TM
16-KByte,
256-KByte,
64-Entry
PMC-2021479
Marvell
MIPS64
RM-90
RM9000x2 Integrated Multiprocessor
|
Marvell
Abstract: MIPS64 RM9100A RM9200A 64120A 64-ENTRY
Text: RM9100A Released Integrated Microprocessor FEATURES E9000 CORE CACHE AND I/O COHERENCY PMC-Sierra’s RM9100A Integrated Processor is a high performance 64-bit MIPS-based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the RM9200A
|
Original
|
PDF
|
RM9100A
E9000
RM9100A
64-bit
RM9200A
16-KByte,
256-KByte,
64-entry
PMC-2040955
Marvell
MIPS64
RM9200A
64120A
|
Untitled
Abstract: No abstract text available
Text: RM9100A Released AM Integrated Microprocessor E9000 CORE CACHE AND I/O COHERENCY PMC-Sierra’s RM9100A Integrated Processor is a high performance 64-bit MIPS-based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the RM9200A
|
Original
|
PDF
|
RM9100A
E9000
RM9100A
64-bit
RM9200A
16-KByte,
256-KByte,
64-entry
PMC-2040955
|
marvell ethernet switch
Abstract: Marvell MIPS64
Text: RM9100 Released RM9100 Integrated Microprocessor FEATURES E9000 CORE CACHE AND I/O COHERENCY PMC-Sierra’s RM9100 Integrated Processor is a high performance 64-bit MIPS -based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the RM9100™
|
Original
|
PDF
|
RM9100
RM9100
E9000
RM9100TM
64-bit
RM9100TM
16-KByte,
256-KByte,
64-entry
PMC-2021479
marvell ethernet switch
Marvell
MIPS64
|
RM9200
Abstract: hypertransport Marvell MIPS64
Text: RM9100 Released RM9100 Integrated Microprocessor FEATURES E9000 CORE PMC-Sierra’s RM9100 Integrated Processor is a high performance 64-bit MIPS-based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the RM9200 Integrated Multiprocessor.
|
Original
|
PDF
|
RM9100
RM9100
E9000
64-bit
RM9200
16-KByte,
256-KByte,
64-entry
IEEE-754
RM9200
hypertransport
Marvell
MIPS64
|
FLOATING POINT Co Processor
Abstract: No abstract text available
Text: RM9100A Released PM Integrated Microprocessor E9000 CORE CACHE AND I/O COHERENCY PMC-Sierra’s RM9100A Integrated Processor is a high performance 64-bit MIPS-based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the RM9200A
|
Original
|
PDF
|
RM9100A
RM9100A
64-bit
RM9200A
E9000
MIPS64
16-KByte,
PMC-2040955
FLOATING POINT Co Processor
|
Marvell
Abstract: MIPS64 RM9100A RM9200A
Text: RM9100A Released AM Integrated Microprocessor E9000 CORE CACHE AND I/O COHERENCY PMC-Sierra’s RM9100A Integrated Processor is a high performance 64-bit MIPS-based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the RM9200A
|
Original
|
PDF
|
RM9100A
E9000
RM9100A
64-bit
RM9200A
16-KByte,
256-KByte,
64-entry
PMC-2040955
Marvell
MIPS64
RM9200A
|
Untitled
Abstract: No abstract text available
Text: RM9100A Released PM Integrated Microprocessor E9000 CORE CACHE AND I/O COHERENCY PMC-Sierra’s RM9100A Integrated Processor is a high performance 64-bit MIPS-based microprocessor with integrated memory and I/O interfaces. It is a single-core version of the RM9200A
|
Original
|
PDF
|
RM9100A
E9000
RM9100A
64-bit
RM9200A
16-KByte,
256-KByte,
64-entry
PMC-2040955
|
Untitled
Abstract: No abstract text available
Text: RM9224 Preliminary RM9224 Integrated Multiprocessor FEATURES CACHE AND I/O COHERENCY The RM9224 Integrated Multiprocessor builds on the success of PMC-Sierra's next generation MIPS-based E9K processors by providing features specifically suited for network processing applications. It provides:
|
Original
|
PDF
|
RM9224
RM9224
PMC-2021863
|
RM9224
Abstract: DDR PHY ASIC MIPS64 "network interface cards" 896-pin pmc
Text: RM9224 Released RM9224 Integrated Multiprocessor FEATURES CACHE AND I/O COHERENCY The RM9224 Integrated Multiprocessor builds on the success of PMC-Sierra's next generation MIPS-based E9K processors by providing features specifically suited for network processing applications. It provides:
|
Original
|
PDF
|
RM9224
RM9224
PMC-2021863
DDR PHY ASIC
MIPS64
"network interface cards"
896-pin pmc
|
DDR PHY ASIC
Abstract: MIPS64 RM9220
Text: RM9220 Released Integrated Multiprocessor FEATURES The RM9220 Integrated Multiprocessor builds on the success of PMC-Sierra's next generation MIPS-based E9K processors by providing features specifically suited for network processing applications. It provides:
|
Original
|
PDF
|
RM9220
RM9220
MIPS64
16-Kbyte,
GPI-8/16/32
PMC-2021652
DDR PHY ASIC
|
MIPS64
Abstract: RM9220 "network interface cards"
Text: RM9220 Preliminary RM9220 Integrated Multiprocessor FEATURES The RM9220 Integrated Multiprocessor builds on the success of PMC-Sierra's next generation MIPS-based E9K processors by providing features specifically suited for network processing applications. It provides:
|
Original
|
PDF
|
RM9220
RM9220
MIPS64
16-Kbyte,
GPI-8/16/32
PMC-2021652
"network interface cards"
|
|
corelis controller
Abstract: MIPS64 ethernet mac
Text: RM9222 Released RM9222 Integrated Multiprocessor FEATURES CACHE AND I/O COHERENCY The RM9222 Integrated Multiprocessor builds on the success of PMC-Sierra's next generation MIPS-based E9K processors by providing features specifically suited for network processing applications. It provides:
|
Original
|
PDF
|
RM9222
RM9222
GPI-8/16
PMC-2021862
corelis controller
MIPS64
ethernet mac
|
DDR PHY ASIC
Abstract: MIPS64 RM9000x2
Text: RM9222 RM9000x2GL Preliminary RM9222 RM9000x2GL Integrated Multiprocessor FEATURES CACHE AND I/O COHERENCY The RM9222 RM9000x2GL Integrated Multiprocessor builds on the success of PMC-Sierra's next generation MIPSbased RM9000 Family processors by providing features specifically suited for
|
Original
|
PDF
|
RM9222
RM9000x2GL
RM9222
RM9000x2GL
RM9000
PMC-2021862
DDR PHY ASIC
MIPS64
RM9000x2
|
Untitled
Abstract: No abstract text available
Text: BCM1455 QUAD-CORE 64-BIT MIPS® PROCESSOR FEATURES SUMMARY OF BENEFITS 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • •Four Quad-issue in-order pipeline with dual-execute and dual- • • • • • • • performance • Industry-leading
|
Original
|
PDF
|
BCM1455
64-BIT
32-KB
1455-PB02-R
|
BCM1250
Abstract: BCM1255 BCM1280 BCM1455 BCM1480 BCM5690 BCM5823 MIPS64 higig protocol overview memory bandwidth
Text: BCM1455 QUAD-CORE 64-BIT MIPS® PROCESSOR NEW! FEATURES SUMMARY OF BENEFITS 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • •Four Quad-issue in-order pipeline with dual-execute and dual- • • • • • • • performance • Industry-leading
|
Original
|
PDF
|
BCM1455
64-BIT
32-KB
1455-PB01-R
BCM1250
BCM1255
BCM1280
BCM1455
BCM1480
BCM5690
BCM5823
MIPS64
higig protocol overview
memory bandwidth
|
BCM1250
Abstract: BCM1255 BCM1280 BCM1455 BCM5841 MIPS64 memory bandwidth
Text: BCM1255 DUAL-CORE 64-BIT MIPS® PROCESSOR NEW! SUMMARY OF BENEFITS FEATURES • Two 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • • • • • • • • Quad issue in-order pipeline with dual-execute and dual-memory pipes • Enhanced skew pipeline enables a zero load-to-use penalty
|
Original
|
PDF
|
BCM1255
64-BIT
32-KB
1255-PB01-R
BCM1250
BCM1255
BCM1280
BCM1455
BCM5841
MIPS64
memory bandwidth
|
Untitled
Abstract: No abstract text available
Text: BCM1280 DUAL-CORE 64-BIT MIPS® PROCESSOR WITH SPI-4/HT FEATURES • Two 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • • • • • • • • • • Quad issue in-order pipeline with dual-execute and dualmemory pipes • Enhanced skew pipeline enables a zero load-to-use penalty
|
Original
|
PDF
|
BCM1280
64-BIT
32-KB
64-bit
1280-PB02-R
|
broadcom gps
Abstract: BCM1250 BCM1255 BCM1280 BCM1455 BCM1480 MIPS64
Text: BCM1280 DUAL-CORE 64-BIT MIPS® PROCESSOR WITH SPI-4/HT NEW! FEATURES • Two 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • • • • • • • • • • Quad issue in-order pipeline with dual-execute and dualmemory pipes • Enhanced skew pipeline enables a zero load-to-use penalty
|
Original
|
PDF
|
BCM1280
64-BIT
32-KB
BCM1455
BCM1480
broadcom gps
BCM1250
BCM1255
BCM1280
BCM1480
MIPS64
|
BCM1250
Abstract: BCM1255 BCM1280 BCM1455 BCM1480 MIPS64 memory bandwidth ge sb1 broadcom mips
Text: BCM1480 QUAD-CORE 64-BIT MIPS® PROCESSOR WITH SPI-4/HT NEW! 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • •Four Quad-issue in-order pipeline with dual-execute and dual- • • • • • • • • • memory pipes • Enhanced skew pipeline enables a zero load-to-use penalty
|
Original
|
PDF
|
BCM1480
64-BIT
32-KB
BCM1280
BCM1455
BCM1250
BCM1255
BCM1480
MIPS64
memory bandwidth
ge sb1
broadcom mips
|
RM9122
Abstract: MIPS64
Text: RM9122 Preliminary FEATURES AM RM9122 Integrated Microprocessor NETWORKING INTERFACES • A CPU core compatible with the MIPS64 Instruction Set Architecture. • High-speed integrated DDR SDRAM, Local Bus, PCI, and Ethernet MAC interfaces. Option to bypass the
|
Original
|
PDF
|
RM9122
RM9122
MIPS64TM
672-pin
PMC-2031706
MIPS64
|
diac kr 206
Abstract: LT 8521 ND4700 ND4700-BRG LT 5219
Text: Big Dipper R4400/R4600/R4700 PCI Bus Bridge ND4700-BRG Chapter 1. Overview Cache tag SRAM Interface ND4700-BRG Big Dipper is a CPU local bus and PCI bus controller chip designed for use with MIPS Cache & tag SRAM test Interface R4400/R4600/R4700. Its main function is as follows.
|
OCR Scan
|
PDF
|
R4400/R4600/R4700
ND4700-BRG
R4400/R4600/R4700.
R4400/R4600/
R4700
ND4700-MEC.
32-bit
arbite5-77
ND4700LQF-BRG
diac kr 206
LT 8521
ND4700
ND4700-BRG
LT 5219
|