74LVC05
Abstract: 7400 datasheet 2-input nand gate 74LVC05A LVC1G04 transistor x1 pv 25 inverter board design pv 74ALVC1G04 74ALVCH244 7400 nand gate series 74ALVC1G14
Text: Selector Guide for ALVC/LVC Products the leading provider of high-performance logic. From single-gate to 32-bit, IDT is your source for ALVC/LVC logic. Today’s designers are developing the most challenging telecommunications, networking and PC products ever designed
|
Original
|
32-bit,
compatibilit-7850
74LVC05
7400 datasheet 2-input nand gate
74LVC05A
LVC1G04
transistor x1 pv 25
inverter board design pv
74ALVC1G04
74ALVCH244
7400 nand gate series
74ALVC1G14
|
PDF
|
LVC843A
Abstract: SO24-2
Text: LVC843A 3.3V CMOS 9-BIT BUS-INTERFACE D-TYPE LATCH EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O FEATURES: LVC843A ADVANCE INFORMATION cally for driving highly capacitive or relatively low-impedance loads. The
|
Original
|
IDT74LVC843A
MIL-STD-883,
200pF,
LVC843A
SO24-2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LVC843A 3.3V CMOS 9-BIT ADVANCE INFORMATION BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O relatively low-impedance loads. The device is particularly suit able for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The nine latches are trans
|
OCR Scan
|
IDT74LVC843A
MIL-STD-883,
200pF,
635mm
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O LVC843A ADVANCE INFORMATION FEATURES: - cally for driving highly capacitive or relatively low-impedance loads. The 0.5 MICRON CMOS Technology device is particularly suitablefor implementing buffer registers, I/O ports,
|
OCR Scan
|
MIL-STD-883,
200pF,
635mm
IDT74LVC843A
2975StenderWay
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LVC843A 3.3V CMOS 9-BIT ADVANCE INFORMATION BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O relatively low-impedance loads. The device is particularly suit able for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The nine latches are trans
|
OCR Scan
|
IDT74LVC843A
|
PDF
|