Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MACH231SP Search Results

    SF Impression Pixel

    MACH231SP Price and Stock

    Rochester Electronics LLC MACH231SP-12YC

    IC CPLD 128MC 12NS 100QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MACH231SP-12YC Bulk 24
    • 1 -
    • 10 -
    • 100 $12.73
    • 1000 $12.73
    • 10000 $12.73
    		Buy Now

    Rochester Electronics LLC MACH231SP-20YC

    EE PLD, 20NS, 128-CELL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MACH231SP-20YC Bulk 49
    • 1 -
    • 10 -
    • 100 $6.14
    • 1000 $6.14
    • 10000 $6.14
    		Buy Now

    Lattice Semiconductor Corporation MACH231SP-12YC

    CPLD MACH 2 Family 5K Gates 128 Macro Cells 83.3MHz 5V 100-Pin PQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical MACH231SP-12YC 50 25
    • 1 -
    • 10 -
    • 100 $14.3875
    • 1000 $13
    • 10000 $13
    		Buy Now
    Rochester Electronics MACH231SP-12YC 50 1
    • 1 $12.24
    • 10 $12.24
    • 100 $11.51
    • 1000 $10.4
    • 10000 $10.4
    		Buy Now

    AMD MACH231SP-12YC-14YI

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics MACH231SP-12YC-14YI 1,980
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    AMD MACH231SP14YI

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bristol Electronics MACH231SP14YI 272
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Find more MACH231SP price and stock on Findchips.com

    MACH231SP Datasheets (9)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    MACH231SP-10VC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-10YC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-12VC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-12YC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-12YI Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-14YI Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-15VC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-15YC Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF
    MACH231SP-18YI Lattice Semiconductor High-Performance EE CMOS Programmable Logic Original PDF

    MACH231SP Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    MACHpro

    Abstract: tico 732 MACH230 PAL22V10 MACH231SP20
    Text: FINAL COM’L: -10/12/15/20 IND: -12/14/18/24 MACH231SP-10/12/15/20 High-Density EE CMOS In-System Programmable Logic Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • ■ ■ ■ JTAG-Compatible, 5-V in-system programming 100 Pins 128 Macrocells 10-ns tPD Commercial


    Original     		MACH231SP-10/12/15/20 10-ns 12-ns PAL32V16" MACH230 MACH231SP PQT100 100-Pin MACHpro tico 732 MACH230 PAL22V10 MACH231SP20 PDF

    HP3070

    Abstract: PALCE22V10 MACHpro MACH231SP MACH programming
    Text: MACH 1 & 2 FAMILIES 1 FINAL COM’L: -10/12/15 IND: -12/14/18 MACH 1 & 2 Families MACH231SP-10/12/15 High-Performance EE CMOS In-System Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ JTAG-Compatible, 5-V in-system programming ◆ 100 Pins in PQFP and TQFP


    Original     		MACH231SP-10/12/15 10-ns 12-ns PALCE32V16" MACH131SP M4-128 PQL100 100-Pin 16-038-PQT-2 HP3070 PALCE22V10 MACHpro MACH231SP MACH programming PDF

    Untitled

    Abstract: No abstract text available
    Text: VAN T I S BE Y O N D PERFORMANCI-, Product Menu An AMD .om pan \ HIGHLIGHTS MACH 1 -5 CPLD Families Fastest speeds; Easiest-to-Use SpeedLocking (Fixed, Guaranteed Timing 3 2-51 2 Macrocells; 32-256 l/Os JTAG-ISP; 3 .3 -V or 5 -V Solutions PCI-Compliance at 5, 7, 10 and 12ns


    OCR Scan     		1-888-VANTIS2 CPI-9M-8/98-0 10253U PDF

    MACH211SP

    Abstract: No abstract text available
    Text: Mixed Supply Design with MACH 1 & 2 SP Devices ABSTRACT Vantis provides robust and feature-rich I/O structures on members of its MACH 1 & 2 SP families. To make the most use of these features, it is helpful to understand their characteristics. This technical note will describe mixed supply design as it pertains to the MACH 1 & 2 SP1


    Original     		PDF

    mach 1 family amd

    Abstract: AMD CPLD Mach 1 to 5 MACH355 22V10 PAL CMOS device mach 1 to 5 family amd
    Text: Product HIGHLIGHTS • MACH 1–5 CPLD Families ■ Fastest speeds; Easiest-to-Use ■ SpeedLocking Fixed, Guaranteed Timing ■ 32–512 Macrocells; 32–256 I/Os ■ JTAG-ISP; 3.3-V or 5-V Solutions ■ PCI-Compliance at 5, 7, 10 and 12ns ■ EECMOS Technology Leadership


    Original     		1-888-VANTIS2 GAC-22M-7/97-0 10253R mach 1 family amd AMD CPLD Mach 1 to 5 MACH355 22V10 PAL CMOS device mach 1 to 5 family amd PDF

    tms 3755

    Abstract: MACH110 MACH111SP MACH211SP MACHpro cpld manual
    Text: MACH 1 & 2 FAMILIES 1 MACH 1 & 2 Families MACH 1 and 2 Families High-Performance, Low Cost EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ High-performance, low-cost, electrically-erasable CMOS PLD families ◆ 32 to 128 macrocells 1250 to 5000 PLD gates


    Original     		5/6/7/10/12/15-ns 7/10/12/14/18-ns PQL100 100-Pin 16-038-PQT-2 tms 3755 MACH110 MACH111SP MACH211SP MACHpro cpld manual PDF

    Device-List

    Abstract: cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2
    Text: Device List Adapter List Converter List for ALL-11 JUL. 2000 Introduction T he Device List lets you know exactly which devices the Universal Programmer currently supports. The Device List also lets you know which devices are supported directly by the standard DIP socket and which


    Original     		ALL-11 Z86E73 Z86E83 Z89371 ADP-Z89371/-PL Z8E000 ADP-Z8E001 Z8E001 Device-List cf745 04 p 24LC211 lattice im4a3-32 CF775 MICROCHIP 29F008 im4a3-64 ks24c01 ep320ipc ALL-11P2 PDF

    mach231sp

    Abstract: No abstract text available
    Text: COM’L: -10/12/15/20 IND: -12/14/18/24 M A C H 2 3 1 S P - 1 0 / 1 2 / 1 5 /2 0 High-Density EE CMOS In-System Programmable Logic a Advanced Micro Devices DISTINCTIVE CHARACTERISTICS • JTAG-Compatible, 5-V in-system programming ■ 100 Pins ■ Peripheral Component Interconnect PCI


    OCR Scan     		10-ns 12-ns PAL32V16â MACH230 MACH231SP MACH231S P-10/12/15/20 025752b 003b52fl PQT100 PDF

    Untitled

    Abstract: No abstract text available
    Text: FINAL V AN " V A N A M D C O M 'L : - 5 /7 /1 0 /1 2 /1 5 I N D : -7 /1 0 /1 2 /1 4 /1 8 M ACH131SP-5/7/10/1 i n 5 T I S High-Performance EE CMOS In-System Programmable Logic C O M P A N Y DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦


    OCR Scan     		ACH131SP-5/7/10/1 PALCE26V16" MACH131SP-5/7/10/12/15 PDF

    sp9648

    Abstract: ci pal 014
    Text: V A N B EY O N D P ER F O R M A N C E MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages


    OCR Scan     		5/10/12/15-ns 5/10/12/14/18-ns MACH211SP MACH221 MACH221SP MACH231 MACH231SP MACH231SP MACH131SP-5YC- sp9648 ci pal 014 PDF

    2SJ 6810

    Abstract: 2sj 6815 ISP 22V10 mach211sp MACH2115P 29m16
    Text: 0 v > I u i s.11- Vantis Device Selector Guide I BEYO N D PERFO RM A N TE MACH 4 FAMILY Table 1. MACH 4 Devices1 Commercial Device Package Macrocetls (PLD Gates 1/0$ Dedicated Inputs Output Enables PT per Output FItp- JTAG(w/NO speed adder) Flops ISP troiis


    OCR Scan     		-128N/64-7 -128N/64-iO -128N/64-12 -128N/64-15 LVH28/64-10 -2S6/128-12 208PQFP 256BGA 144TQFP PALCE16V8, 2SJ 6810 2sj 6815 ISP 22V10 mach211sp MACH2115P 29m16 PDF

    Untitled

    Abstract: No abstract text available
    Text: Mixed Supply Design with MACH 1 & 2 SP Devices ABSTRACT Vantis provides robust and feature-rich I/O structures on members of its MACH 1 & 2 SP families. To make the most use of these features, it is helpful to understand their characteristics. This technical note will describe mixed supply design as it pertains to the MACH 1 & 2 SP1


    Original     		PDF

    mach210 die

    Abstract: AP-Q mach schematic mach 1 family MACH Programmer PAL 007 PAL 007 A PAL 007 c Pal programming MACH111SP
    Text: MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES ◆ ◆ ◆ ◆ ◆ ◆ ◆ High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages SpeedLocking – guaranteed fixed timing up to 16 product terms


    Original     		5/10/12/15-ns 5/10/12/14/18-ns interco14, MACH221SP MACH231 MACH231SP MACH211 MACH211SP mach210 die AP-Q mach schematic mach 1 family MACH Programmer PAL 007 PAL 007 A PAL 007 c Pal programming MACH111SP PDF

    k019

    Abstract: 14051 mach schematic MACH111SP MACH211SP mach131 DAPQ 11
    Text: MACH 1 and 2 CPLD Families BEYOND PERFO R M A N CE High-Performance EE CMOS Programmable Logic FEATURES ♦ ♦ ♦ ♦ ♦ ♦ ♦ High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages


    OCR Scan     		5/10/12/15-ns 5/10/12/14/18-ns programmin14 MACH111SP MACH131 MACH131SP MACH211 MACH211SP MACH221 MACH221SP k019 14051 mach schematic DAPQ 11 PDF

    MACHpro

    Abstract: HP3070 PALCE22V10 ALL-07 PROGRAMMER pic
    Text: 1 FINAL MACH 1 & 2 FAMILIES COM’L: -5/7/10/12/15 IND: -7/10/12/14/18 MACH 1 & 2 Families MACH131SP-5/7/10/12/15 High-Performance EE CMOS In-System Programmable Logic DISTINCTIVE CHARACTERISTICS ◆ JTAG-compatible, 5-V in-system programming ◆ 100 Pins in PQFP and TQFP


    Original     		MACH131SP-5/7/10/12/15 PALCE26V16" 16-038-PQT-2 PQL100 MACHpro HP3070 PALCE22V10 ALL-07 PROGRAMMER pic PDF

    vantis PAL 22V10

    Abstract: 29MA16 mach111-15 Vantis macro gates
    Text: Product Menu HIGHLIGHTS • MACH 1–5 CPLD Families ■ Fastest speeds; Easiest-to-Use ■ SpeedLocking Fixed, Guaranteed Timing ■ 32–512 Macrocells; 32–256 I/Os ■ JTAG-ISP; 3.3-V or 5-V Solutions ■ PCI-Compliance at 5, 7, 10 and 12ns ■ EECMOS Technology Leadership


    Original     		1-888-VANTIS2 CPI-9M-8/98-0 10253U vantis PAL 22V10 29MA16 mach111-15 Vantis macro gates PDF

    st 833

    Abstract: mach-355
    Text: " V V A A N iv A M D T I s MACH SELECTOR GUIDE C O M P A N Y M ACH 1 & 2 FAMILIES P Tpe r Output Fam ily MACH 1 Device Package M acroceH s P LO Gates MACH111-5 44PLCC, 44TQFP 32 (1250} MACH111-7 1/08 Dedicated Inputs 32 6 Output Enables Com m ercial (w /NO


    OCR Scan     		MACH111-5 MACH111-7 ACH11M MACH111-12 MACH131-5 MACH13V7 ACH13M MACH131-12 MACH131-15 st 833 mach-355 PDF

    Untitled

    Abstract: No abstract text available
    Text: — / FINAL Y V A N A N A M D T I S C O M 'L :-10/12/15 IN D :-12/14/18 M A C H 2 3 1 S P -1 0 /1 2 /1 5 High-Performance EE CMOS In-System Programmable Logic C O M P A N Y DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦


    OCR Scan     		10-ns 12-ns PALCE32V16" 16-038-PQ PQL100 ACH231SP-10/12/15 PDF

    Untitled

    Abstract: No abstract text available
    Text: I N I I S "V B EY O N D PERFORMANCE Mixed Supply Design with MACH 1 & 2 SP Devices ABSTRACT Vantis provides robust and feature-rich I/O structures on members of its MACH 1 & 2 SP families. To make the most use of these features, it is helpful to understand their characteristics.


    OCR Scan     		no11i PDF

    PPI-0223

    Abstract: MACH130 PALCE22V10 Tag c0 665 800 MACH131sp
    Text: PRELIMINARY COM’L: -5/7.5/10/12/15 IND: -7.5/10/12/14/18 MACH131SP-5/7/10/12/15 High-Density EE CMOS In-System Programmable Logic V A N T I S The Programmable Logic Company From AMD DISTINCTIVE CHARACTERISTICS • JTAG-compatible, 5-V in-system programming


    Original     		MACH131SP-5/7/10/12/15 MACH231SP MACH130 MACH131 PAL26V16" MACH131SP 16-038-PQT-2 PQL100 PPI-0223 PALCE22V10 Tag c0 665 800 PDF

    Untitled

    Abstract: No abstract text available
    Text: MACH 1 and 2 Families AN A M D C O M P A N Y High-Performance, Low Cost EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS ♦ ♦ ♦ ♦ ♦ ♦ High-performance, low-cost, electrically-erasable CMOS PLD families 32 to 128 macrocells 1250 to 5000 PLD gates


    OCR Scan     		2/15-ns 2/14/18-ns PQL100 100-Pin PDF

    Untitled

    Abstract: No abstract text available
    Text: MACH 1 and 2 CPLD Families BEYOND PERFORM ANCE H igh-Perform ance EE C M O S P rogram m able Logic FEATURES ♦ ♦ ♦ ♦ ♦ ♦ — Programmable polarity — Registered or com binatorial outputs — Internal and I/O feedback paths — D-type or T-type flip-flops


    OCR Scan     		5/10/12/14/18-ns MACH111SP MACH131 MACH131SP MACH211 MACH211SP MACH221 MACH221SP MACH231 MACH231SP PDF

    MACH131SP-5YC-7YI

    Abstract: 14051k MACH Programmer PAL 007 PAL 007 A Pal programming MACH111SP MACH211SP mach210 die Vantis macro gates
    Text: MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages


    Original     		5/10/12/15-ns 5/10/12/14/18-ns MACH221 MACH221SP MACH231 MACH231SP MACH211 MACH211SP MACH131SP-5YC-7YI 14051k MACH Programmer PAL 007 PAL 007 A Pal programming MACH111SP MACH211SP mach210 die Vantis macro gates PDF

    MACH3 cpld from AMD

    Abstract: MACH3 cpld mach schematic B0337 matrix circuit VHDL code mach3 AMD A-18 MACH4 cpld amd ABEL-HDL Design Manual mach211sp
    Text: MACH Device Kit User Manual 096-0197 June 1996 096-0197-001 Synario Design Automation, a division of Data I/O, has made every attempt to ensure that the information in this document is accurate and complete. Data I/O assumes no liability for errors, or for any incidental, consequential, indirect or special damages, including, without limitation,


    Original     		PDF