74HC7014-Q100
Abstract: No abstract text available
Text: 74HC7014-Q100 Hex non-inverting precision Schmitt-trigger Rev. 1 — 26 May 2014 Product data sheet 1. General description The 74HC7014-Q100 is a hex buffer with precision Schmitt-trigger inputs. The precisely defined trigger levels are lying in a window between 0.55 VCC and 0.65 VCC. It makes
|
Original
|
74HC7014-Q100
74HC7014-Q100
74HC7014
|
PDF
|
74HC245
Abstract: 74HC245BQ 74HCT245BQ
Text: 74HC245; 74HCT245 Octal bus tranceiver; 3-state Rev. 03 — 31 January 2005 Product data sheet 1. General description The 74HC245; 74HCT245 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL LSTTL . The 74HC245; 74HCT245 is an octal transceiver featuring non-inverting 3-state bus
|
Original
|
74HC245;
74HCT245
74HCT245
74HC245
74HC245BQ
74HCT245BQ
|
PDF
|
74HC2G04
Abstract: 74HC2G04GV 74HC2G04GW 74HCT2G04GV 74HCT2G04GW
Text: 74HC2G04; 74HCT2G04 Dual inverter Rev. 01 — 15 November 2006 Product data sheet 1. General description The 74HC2G04; 74HCT2G04 is a high-speed Si-gate CMOS device. The 74HC2G04; 74HCT2G04 provides two inverting buffers. 2. Features • ■ ■ ■ ■ ■
|
Original
|
74HC2G04;
74HCT2G04
74HCT2G04
JESD22-A114-D
JESD22-A115-A
HCT2G04
74HC2G04
74HC2G04GV
74HC2G04GW
74HCT2G04GV
74HCT2G04GW
|
PDF
|
74HC590 applications
Abstract: CMOS 8-bit binary counter 74HC590 "8-bit binary counter" 8-bit binary counter CDM 4 Philips DHVQFN16 TSSOP16 74HC590D MRC 145
Text: 74HC590 8-bit binary counter with output register; 3-state Rev. 01 — 30 March 2005 Product data sheet 1. General description The 74HC590 is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL LSTTL . It is specified in compliance with JEDEC standard no. 7A.
|
Original
|
74HC590
74HC590
74HC590 applications
CMOS 8-bit binary counter
"8-bit binary counter"
8-bit binary counter
CDM 4 Philips
DHVQFN16
TSSOP16
74HC590D
MRC 145
|
PDF
|
tsop6 package
Abstract: marking code 1A marking nxp package MM-JESD22-A115-A marking 53D sot363 74HCT2G34GV 74HCT2G34GW 74HC2G34 74HC2G34GV 74HC2G34GW
Text: 74HC2G34; 74HCT2G34 Dual buffer gate Rev. 01 — 6 October 2006 Product data sheet 1. General description The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. 2. Features • ■ ■ ■ ■ ■ ■ ■
|
Original
|
74HC2G34;
74HCT2G34
74HCT2G34
JESD22-A114-D
JESD22-A115-A
HCT2G34
tsop6 package
marking code 1A
marking nxp package
MM-JESD22-A115-A
marking 53D sot363
74HCT2G34GV
74HCT2G34GW
74HC2G34
74HC2G34GV
74HC2G34GW
|
PDF
|
74HC245 Datasheet
Abstract: 74hct245 datasheet 74hc245 74HC245 application datasheet 74hc245 74HC245N 74HCT245 74HCT245D 74HC245D 74HCT245BQ
Text: 74HC245; 74HCT245 Octal bus tranceiver; 3-state Rev. 03 — 31 January 2005 Product data sheet 1. General description The 74HC245; 74HCT245 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL LSTTL . The 74HC245; 74HCT245 is an octal transceiver featuring non-inverting 3-state bus
|
Original
|
74HC245;
74HCT245
74HCT245
74HC245 Datasheet
74hct245 datasheet
74hc245
74HC245 application
datasheet 74hc245
74HC245N
74HCT245D
74HC245D
74HCT245BQ
|
PDF
|
74HC595
Abstract: application note with 74hc595 74HC595N 74HCT595 74HC-HCT595 8 bit Parallel-Out Shift Register 74*595 74HC/HCT595 74hc595 equivalent 74HC595 pin configuration
Text: INTEGRATED CIRCUITS DATA SHEET 74HC595; 74HCT595 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Product specification Supersedes data of 1998 Jun 04 2003 Jun 25 Philips Semiconductors Product specification 8-bit serial-in, serial or parallel-out shift
|
Original
|
74HC595;
74HCT595
74HC/HCT595
SCA75
613508/04/pp28
74HC595
application note with 74hc595
74HC595N
74HCT595
74HC-HCT595
8 bit Parallel-Out Shift Register
74*595
74hc595 equivalent
74HC595 pin configuration
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74HC2G04; 74HCT2G04 Dual inverter Rev. 01 — 15 November 2006 Product data sheet 1. General description The 74HC2G04; 74HCT2G04 is a high-speed Si-gate CMOS device. The 74HC2G04; 74HCT2G04 provides two inverting buffers. 2. Features • ■ ■ ■ ■ ■
|
Original
|
74HC2G04;
74HCT2G04
74HCT2G04
JESD22-A114-D
JESD22-A115-A
HCT2G04
|
PDF
|
74HC9046
Abstract: 74hct4050 74HC273 CMOS TTL Logic Family Specifications 74hc245 74HCT297 74hc154 application 74hct133 74hc297 application notes 74HC7014 74HCT299
Text: INTEGRATED CIRCUITS DATA SHEET FAMILY SPECIFICATIONS HCMOS family characteristics March 1988 File under Integrated Circuits, IC06 INTEGRATED CIRCUITS DATA SHEET Package outline drawings January 1996 File under Integrated Circuits, IC06 Philips Semiconductors
|
Original
|
OT27-1
OT38-4
OT146-1
OT101-1
OT222-1
OT117-1
74HCU
74HCT
74HC9046
74hct4050
74HC273
CMOS TTL Logic Family Specifications 74hc245
74HCT297
74hc154 application
74hct133
74hc297 application notes
74HC7014
74HCT299
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74HC2G17; 74HCT2G17 Dual non-inverting Schmitt trigger Rev. 01 — 6 October 2006 Product data sheet 1. General description The 74HC2G17; 74HCT2G17 is a high-speed Si-gate CMOS device. The 74HC2G17; 74HCT2G17 provides two non-inverting Schmitt trigger buffers. They are
|
Original
|
74HC2G17;
74HCT2G17
74HCT2G17
HCT2G17
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74HC2G17-Q100; 74HCT2G17-Q100 Dual non-inverting Schmitt trigger Rev. 1 — 22 May 2013 Product data sheet 1. General description The 74HC2G17-Q100; 74HCT2G17-Q100 are dual buffers with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface
|
Original
|
74HC2G17-Q100;
74HCT2G17-Q100
74HCT2G17-Q100
AEC-Q100
HCT2G17
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74HC2G34-Q100; 74HCT2G34-Q100 Dual buffer gate Rev. 1 — 17 April 2013 Product data sheet 1. General description The 74HC2G34-Q100; 74HCT2G34-Q100 is a dual buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess
|
Original
|
74HC2G34-Q100;
74HCT2G34-Q100
74HCT2G34-Q100
AEC-Q100
74HC2G34-Q100:
74HCT2G34-Q100:
HCT2G34
|
PDF
|
marking code 1A
Abstract: inverter 12 V to 220 V inverter circuit diagram inverter circuits explained marking 20 sot363 74HC2GU04 74HC2GU04GV 74HC2GU04GW
Text: 74HC2GU04 Dual unbuffered inverter Rev. 01 — 6 October 2006 Product data sheet 1. General description The 74HC2GU04 is a high-speed Si-gate CMOS device. The 74HC2GU04 provides two unbuffered inverters. 2. Features • ■ ■ ■ ■ ■ ■ ■ Wide supply voltage range from 2.0 V to 6.0 V
|
Original
|
74HC2GU04
74HC2GU04
JESD22-A114-D
JESD22-A115-A
74HC2GU04GW
125nitions
marking code 1A
inverter 12 V to 220 V
inverter circuit diagram
inverter circuits explained
marking 20 sot363
74HC2GU04GV
74HC2GU04GW
|
PDF
|
CI 4066 vol
Abstract: 74HCT logic family specifications HCT CMOS family characteristics 74HCMOS MGK563 hcmos family CI 4016 74HCT Logic Family Specification CMOS Logic Family Specifications F TTL family characteristics
Text: INTEGRATED CIRCUITS DATA SHEET FAMILY SPECIFICATIONS HCMOS family characteristics March 1988 File under Integrated Circuits, IC06 Philips Semiconductors FAMILY SPECIFICATIONS HCMOS family characteristics A subset of the family, designated as XX74HCTXXXXX,
|
Original
|
XX74HCTXXXXX,
74HC/HCT/HCU
74HCU
74HCT
CI 4066 vol
74HCT logic family specifications
HCT CMOS family characteristics
74HCMOS
MGK563
hcmos family
CI 4016
74HCT Logic Family Specification
CMOS Logic Family Specifications
F TTL family characteristics
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: 74HC2GU04 Dual unbuffered inverter Rev. 01 — 6 October 2006 Product data sheet 1. General description The 74HC2GU04 is a high-speed Si-gate CMOS device. The 74HC2GU04 provides two unbuffered inverters. 2. Features • ■ ■ ■ ■ ■ ■ ■ Wide supply voltage range from 2.0 V to 6.0 V
|
Original
|
74HC2GU04
74HC2GU04
JESD22-A114-D
JESD22-A115-A
74HC2GU04GW
|
PDF
|
74HC2G34GW
Abstract: No abstract text available
Text: 74HC2G34-Q100; 74HCT2G34-Q100 Dual buffer gate Rev. 2 — 4 November 2013 Product data sheet 1. General description The 74HC2G34-Q100; 74HCT2G34-Q100 is a dual buffer. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess
|
Original
|
74HC2G34-Q100;
74HCT2G34-Q100
74HCT2G34-Q100
AEC-Q100
74HC2G34-Q100:
74HCT2G34-Q100:
HCT2G34
74HC2G34GW
|
PDF
|
74HCT2G17
Abstract: 74HC2G17 74HC2G17GV 74HC2G17GW 74HCT2G17GV 74HCT2G17GW
Text: 74HC2G17; 74HCT2G17 Dual non-inverting Schmitt trigger Rev. 01 — 6 October 2006 Product data sheet 1. General description The 74HC2G17; 74HCT2G17 is a high-speed Si-gate CMOS device. The 74HC2G17; 74HCT2G17 provides two non-inverting Schmitt trigger buffers. They are
|
Original
|
74HC2G17;
74HCT2G17
74HCT2G17
HCT2G17
74HC2G17
74HC2G17GV
74HC2G17GW
74HCT2G17GV
74HCT2G17GW
|
PDF
|
circuit diagram of 8-1 multiplexer design logic
Abstract: 74hc257 DIP16 package SSOP16 package CMOS Quad 2-Input NOR Gate input Equivalent Circuit with transistor 3-State 74HC257D 74HC257DB 74HC257N 74HC258
Text: 74HC257; 74HCT257 Quad 2-input multiplexer; 3-state Rev. 03 — 20 September 2005 Product data sheet 1. General description The 74HC257; 74HCT257 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL LSTTL . The 74HC257; 74HCT257 has four identical 2-input multiplexers with 3-state outputs,
|
Original
|
74HC257;
74HCT257
74HCT257
HCT257
circuit diagram of 8-1 multiplexer design logic
74hc257
DIP16 package
SSOP16 package
CMOS Quad 2-Input NOR Gate
input Equivalent Circuit with transistor 3-State
74HC257D
74HC257DB
74HC257N
74HC258
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74HC7014 Hex non-inverting precision Schmitt-trigger Rev. 3 — 30 April 2014 Product data sheet 1. General description The 74HC7014 is a hex buffer with precision Schmitt-trigger inputs. The precisely defined trigger levels are lying in a window between 0.55 VCC and 0.65 VCC. It makes the
|
Original
|
74HC7014
74HC7014
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74HC2G14; 74HCT2G14 Dual inverting Schmitt trigger Rev. 01 — 11 October 2006 Product data sheet 1. General description The 74HC2G14; 74HCT2G14 is a high-speed Si-gate CMOS device. The 74HC2G14; 74HCT2G14 provides two inverting buffers with Schmitt trigger action
|
Original
|
74HC2G14;
74HCT2G14
74HCT2G14
HCT2G14
|
PDF
|
74HC2G14GW
Abstract: 74HCT2G14GV HCT2G14 74HC2G14 74HC2G14GV 74HCT2G14 74HCT2G14GW Dual inverting Schmitt trigger
Text: 74HC2G14; 74HCT2G14 Dual inverting Schmitt trigger Rev. 01 — 11 October 2006 Product data sheet 1. General description The 74HC2G14; 74HCT2G14 is a high-speed Si-gate CMOS device. The 74HC2G14; 74HCT2G14 provides two inverting buffers with Schmitt trigger action
|
Original
|
74HC2G14;
74HCT2G14
74HCT2G14
HCT2G14
74HC2G14GW
74HCT2G14GV
74HC2G14
74HC2G14GV
74HCT2G14GW
Dual inverting Schmitt trigger
|
PDF
|