Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PASIC 3 Search Results

    PASIC 3 Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Type PDF
    pASIC3 QuickLogic 60,000 Usable PLD Gate FPGA Combining High Performance and High Density Original PDF
    pASIC 3 FPGA Family Data Sheet Unknown Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Original PDF

    PASIC 3 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: QL3012 - pASIC 3 FPGATM 12,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density last updated 5/17/2000 QL3012 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights High Performance & High Density • 12,000 Usable PLD Gates with 118 I/Os


    Original     		PDF QL3012 16-bit

    Untitled

    Abstract: No abstract text available
    Text: QL3040 - pASIC 3 FPGATM 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density last updated 5/17/2000 QL3040 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights Device Highlights High Performance & High Density • 40,000 Usable PLD Gates with 252 I/Os


    Original     		PDF QL3040 16-bit

    QL3004-1PF100C

    Abstract: QL3004 QL3004-1PL68C QL4009-1PL84C pASIC3
    Text: QL3004 - pASIC 3 FPGATM 4,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density last updated 5/17/2000 QL3004 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights High Performance & High Density • 4,000 Usable PLD Gates with 74 I/Os


    Original     		PDF QL3004 16-bit QL3004-1PF100C QL3004-1PL68C QL4009-1PL84C pASIC3

    Untitled

    Abstract: No abstract text available
    Text: QL3060 - pASIC 3 FPGATM 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density last updated 5/15/2000 QL3060 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights Device Highlights High Performance & High Density • 60,000 Usable PLD Gates with 316 I/Os


    Original     		PDF QL3060 16-bit

    Untitled

    Abstract: No abstract text available
    Text: QL3025 - pASIC 3 FPGATM 25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density last updated 5/17/2000 QL3025 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights Device Highlights High Performance & High Density • 25,000 Usable PLD Gates with 204 I/Os


    Original     		PDF QL3025 16-bit

    Untitled

    Abstract: No abstract text available
    Text: QuickSheet#3 Military Plastic Families High Performance Guaranteed Over the Military Temperature Range Military Plastic Highlights • pASIC 1, pASIC 2, pASIC 3, and QuickRAM™ families •200+MHz •Up to 176,000 usable system gates •Up to 25k bits dual-port embedded RAM


    Original     		PDF QL1003-U2

    QL3012

    Abstract: PF100 PF144 PL84 QL3012-1PF100C QL3012-1PQ144C
    Text: QL3012 - pASIC 3 FPGATM 12,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density QL3012 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights High Performance & High Density • 12,000 Usable PLD Gates with 118 I/Os ■ 16-bit counter speeds over 300 MHz, data path speeds over


    Original     		PDF QL3012 16-bit PF100 PF144 PL84 QL3012-1PF100C QL3012-1PQ144C

    208-PIN

    Abstract: 456-PIN
    Text: QL3060 - pASIC 3 FPGATM 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density QL3060 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights Device Highlights High Performance & High Density • 60,000 Usable PLD Gates with 316 I/Os ■ 16-bit counter speeds over 300 MHz, data path speeds over


    Original     		PDF QL3060 16-bit 208-PIN 456-PIN

    NC-T3

    Abstract: QL3025-1PQ208C PB256 PF144 PQ208 QL3025 QL3025-1PB256C QL3025-1PF144C
    Text: QL3025 - pASIC 3 FPGATM 25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density QL3025 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights Device Highlights High Performance & High Density • 25,000 Usable PLD Gates with 204 I/Os ■ 16-bit counter speeds over 300 MHz, data path speeds over


    Original     		PDF QL3025 16-bit NC-T3 QL3025-1PQ208C PB256 PF144 PQ208 QL3025-1PB256C QL3025-1PF144C

    AA23

    Abstract: QL3040 QL3040-1PB456C QL3040-1PQ208C AE12AE13 AB24-AB25
    Text: QL3040 - pASIC 3 FPGATM 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density QL3040 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights Device Highlights High Performance & High Density • 40,000 Usable PLD Gates with 252 I/Os ■ 16-bit counter speeds over 300 MHz, data path speeds over


    Original     		PDF QL3040 16-bit AA23 QL3040-1PB456C QL3040-1PQ208C AE12AE13 AB24-AB25

    68-PIN

    Abstract: 84-PIN cpga pinout 208-pin cpga
    Text: Military 5.0V pASIC 1 Family Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA Military 5.0V pASIC 1 Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features Very High Speed • ViaLink“ metal-to-metal programmable technology, allows counter speeds over 150 MHz and


    Original     		PDF 24x32B CF208 M/883C 8x12B 12x16B 16x24B 24x32B 68-pin 84-pin CG144 cpga pinout 208-pin cpga

    208-pin cpga

    Abstract: No abstract text available
    Text: Military 5.0V pASIC 1 Family Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA last updated 5/15/2000 Military 5.0V pASIC 1 Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features Very High Speed • ViaLink“ metal-to-metal programmable technology, allows counter speeds over 150 MHz and


    Original     		PDF 24-by-32 208-pin 24x32B CF208 M/883C 8x12B 12x16B 16x24B 208-pin cpga

    Untitled

    Abstract: No abstract text available
    Text: QL2009  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2009

    208CQFP

    Abstract: No abstract text available
    Text: QL2007  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. E pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2007 -16-bit l144-TQFP QL24x32B 208-PQFP 208-CQFP 125oC MIL-STD-883 208CQFP

    PF144

    Abstract: PQ208 QL2009 QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C
    Text: QL2009  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2009 PF144 PQ208 QL2009 QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C

    456-PBGA

    Abstract: QL20091PB
    Text: QL2009  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2009 -16-bit 144-TQFP QL24x32B 208-PQFP 208-CQFP 125oC MIL-STD-883 456-PBGA QL20091PB

    100-PIN

    Abstract: 84-PIN PF100 PF144 PL84 QL2003 QL2003-1PF100C QL2003-1PF144C
    Text: QL2003  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2003 100-PIN 84-PIN PF100 PF144 PL84 QL2003 QL2003-1PF100C QL2003-1PF144C

    CI 3060 elsys

    Abstract: 84-PIN QL3012 QL3025 QL3040 QL3060 QL3060-1PQ208M
    Text: Military Plastic pASIC 3 Family 60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density Military pASIC 3 - 3.3V Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features High Performance and High Density Total of 180 I/O pins •


    Original     		PDF 16-bit 456-PBGA PQ208 84-pin PQ208 208-pin CI 3060 elsys QL3012 QL3025 QL3040 QL3060 QL3060-1PQ208M

    84-PIN

    Abstract: 84-PLCC
    Text: QL2005  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2005 -16-bit 144-TQFP QL24x32B 208-PQFP 208-CQFP 125oC MIL-STD-883 84-PIN 84-PLCC

    100TQFP

    Abstract: 344RAM QL3040
    Text: QL2003  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2003 -16-bit l144-TQFP QL24x32B 208-PQFP 208-CQFP 125oC MIL-STD-883 100TQFP 344RAM QL3040

    QL2005

    Abstract: QL2005-1PF144C QL2005-1PQ208C 84-PIN PL84 PQ208
    Text: QL2005  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original     		PDF QL2005 QL2005 QL2005-1PF144C QL2005-1PQ208C 84-PIN PL84 PQ208

    PQFP 176

    Abstract: No abstract text available
    Text: Military Plastic pASIC 3 Family 60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density last updated 5/4/2000 Military pASIC 3 - 3.3V Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features High Performance and High Density Total of 180 I/O pins


    Original     		PDF 16-bit 456-PBGA PQ208 84-pin PQ208 208-pin PQFP 176

    PL84

    Abstract: ql16x24bl PF100 PF144
    Text: QL16x24BL pASIC 1 Family Low Power 3.3 Volt Operation FPGA pASIC HIGHLIGHTS High Speed – ViaLink metal-to-metal programmable–via antifuse technology, allows counter speeds over 80 MHz at 3.3 Volt operation. 5V Tolerant I/Os – Support interface to 5 Volt CMOS, NMOS and


    Original     		PDF QL16x24BL 16-by-24 84-pin 100-pin 144-pin QL16x24B QL16x24 16x24BL PF144 84-pin PL84 ql16x24bl PF100

    Untitled

    Abstract: No abstract text available
    Text: QL3040 pASIC 3 FPGA Data Sheet •••••• 40,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density Device Highlights High Performance & High Density • 40,000 Usable PLD Gates with 252 I/Os • 300 MHz 16-bit Counters, 400 MHz Datapaths


    Original     		PDF QL3040 16-bit