Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PB256 Search Results

    SF Impression Pixel

    PB256 Price and Stock

    Vicor Corporation VP-B2565648

    VIPACK AC/DC POWER SUPPLY
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey VP-B2565648 Bulk 1
    • 1 $2319.34
    • 10 $2319.34
    • 100 $2319.34
    • 1000 $2319.34
    • 10000 $2319.34
    Buy Now
    Avnet Americas VP-B2565648 Box 22 Weeks 1
    • 1 $2319.34
    • 10 $1842.32
    • 100 $1463.4
    • 1000 $1463.4
    • 10000 $1463.4
    Buy Now
    Mouser Electronics VP-B2565648
    • 1 $2319.34
    • 10 $2319.34
    • 100 $2319.34
    • 1000 $2319.34
    • 10000 $2319.34
    Get Quote

    Standard Insert PPB-256-1

    Mounting Hardware POST MOLD INSERT, BRASS
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics PPB-256-1 794
    • 1 $0.31
    • 10 $0.219
    • 100 $0.175
    • 1000 $0.14
    • 10000 $0.134
    Buy Now
    DB Roberts PPB-256-1 896
    • 1 -
    • 10 -
    • 100 -
    • 1000 $0.1147
    • 10000 $0.1147
    Buy Now

    PennEngineering (PEM) PPB-256-1

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bisco Industries PPB-256-1 2,046
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Electronic Hardware Corporation (EHC) FPB2563-04GC1

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bisco Industries FPB2563-04GC1 25
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Electronic Hardware Corporation (EHC) FPB2563-14BC1

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Bisco Industries FPB2563-14BC1 15
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    PB256 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ad 161

    Abstract: vhdl code PN code generator ad 152 transistor ad 153 transistor S-108 PF144 PQ208 QL5130 QL5130-33APF144C QL5130-33APQ208C
    Text: QL5130 - QuickPCITM 33 MHz/32-bit PCI Target with Embedded Programmable Logic and Dual Port SRAM last updated 12/1099 Device Highlights DEVICE HIGHLIGHTS Q8DÃ7ˆ†Ã±Ã""ÃHC“Ã"!Ãiv‡†Ãqh‡hÃhqÃhqq…r†† High Performance PCI Controller • 32-bit / 33 MHz PCI Target


    Original
    PDF QL5130 Hz/32-bit 32-bit 95/98/Win ad 161 vhdl code PN code generator ad 152 transistor ad 153 transistor S-108 PF144 PQ208 QL5130-33APF144C QL5130-33APQ208C

    Untitled

    Abstract: No abstract text available
    Text: QL2009  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original
    PDF QL2009

    QL5332-33APQ208C

    Abstract: 1.9 TDI Schematic PB256 PCI32 PQ208 QL5032 QL5332 PCI32N AD1892
    Text: QL5332 - Enhanced QuickPCITM Device 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM last updated 2/5/01 QL5332 - Enhanced QL5032 • ■ ■ ■ ■ ■ ■ PCI Bus – 33 MHz 32 bits data and address Supports all PCI commands (including configuration


    Original
    PDF QL5332 Hz/32-bit QL5032 QL5332-33APQ208C 1.9 TDI Schematic PB256 PCI32 PQ208 QL5032 PCI32N AD1892

    PF144

    Abstract: PQ208 QL2009 QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C
    Text: QL2009  3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility Rev. C pASIC 2 HIGHLIGHTS Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    Original
    PDF QL2009 PF144 PQ208 QL2009 QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C

    marking PA50

    Abstract: D2PB02 7809 MARKING
    Text: NJU6854 132COMMON x 132RGB LCD DRIVER FOR 65,536-COLOR STN DISPLAY ! GENERAL DESCRIPTION The NJU6854 is a 132COMMON x 132RGB LCD driver for 65,536-color STN display. It contains common drivers, RGB drivers, a serial and a parallel MPU interface circuit, an internal LCD power supply,


    Original
    PDF NJU6854 132COMMON 132RGB 536-COLOR NJU6854 784-bit 64x32x32) marking PA50 D2PB02 7809 MARKING

    PA234

    Abstract: pc181 pin configuration PA263 PC92 PB233 rs 24v COMB31 SSC32 pc174 PC310
    Text: NJU6854 132COMMON x 132RGB LCD DRIVER FOR 65,536-COLOR STN DISPLAY GENERAL DESCRIPTION The NJU6854 is a 132COMMON x 132RGB LCD driver for 65,536-color STN display. It contains common drivers, RGB drivers, a serial and a parallel MPU interface circuit, an internal LCD power supply,


    Original
    PDF NJU6854 132COMMON 132RGB 536-COLOR NJU6854 784-bit 64x32x32) PA234 pc181 pin configuration PA263 PC92 PB233 rs 24v COMB31 SSC32 pc174 PC310

    QEMM386

    Abstract: on line ups circuit schematic diagram PL84 CD drive schematic CF160 FPGA kit xc3s400-5pq of 208 pins with operating CF100 PB256 PF100 PF144
    Text: QuickLogic - Viewlogic Interface User’s Guide Revision 6.0, November 1996 s e i r e e S fic Pro f O us/ w l e P i v ew k r i o v W ork r Fo d W An Copyright Information Copyright 1991-1995QuickLogic Corporation. All Rights Reserved QuickLogic, the QuickLogic logo, pASIC and SpDE are trademarks of QuickLogic


    Original
    PDF 1991-1995QuickLogic QEMM386 VLD024 VLD025 on line ups circuit schematic diagram PL84 CD drive schematic CF160 FPGA kit xc3s400-5pq of 208 pins with operating CF100 PB256 PF100 PF144

    ix 2933

    Abstract: transistor quang 7400 TTL ix 2933 data sheet schematic XOR Gates 7400 chip 7400 series pin connection CF160 schematic diagram inverter PF100
    Text: QuickWorks User's Guide with SpDE™ Reference June 1996 Copyright Information Copyright 1991-1996 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation.


    Original
    PDF Win32s, ix 2933 transistor quang 7400 TTL ix 2933 data sheet schematic XOR Gates 7400 chip 7400 series pin connection CF160 schematic diagram inverter PF100

    pasic 3

    Abstract: QL3004-1PL68C QL3004 QL3004E QL3004-1PL84C QL3006 QL3012 QL3025 QL3040 QL3060
    Text: pASIC 3 FPGA Family Data Sheet •••••• Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density Device Highlights High Performance & High Density • Up to 60,000 usable PLD gates with up to 316 I/Os • 300 MHz 16-bit counters, 400 MHz datapaths


    Original
    PDF 16-bit pasic 3 QL3004-1PL68C QL3004 QL3004E QL3004-1PL84C QL3006 QL3012 QL3025 QL3040 QL3060

    vhdl code for 4 channel dma controller

    Abstract: verilog code of 8 bit comparator vhdl code dma controller latgn pci to pci bridge verilog code asynchronous fifo vhdl verilog code 8 bit LFSR design of dma controller using vhdl vhdl code for DMA verilog code 16 bit LFSR
    Text: QL5032 User’s Guide Preliminary Draft March 9, 1999 QL5032 User’s Guide TABLE OF CONTENTS Setting up a QL5032 Project _ 1 Step-by-step Project Setup 1 Step 1: Create a QL5032 Project Folder _ 1


    Original
    PDF QL5032 1152-bits vhdl code for 4 channel dma controller verilog code of 8 bit comparator vhdl code dma controller latgn pci to pci bridge verilog code asynchronous fifo vhdl verilog code 8 bit LFSR design of dma controller using vhdl vhdl code for DMA verilog code 16 bit LFSR

    QL4036-1PF144C

    Abstract: PB256 PF144 PQ208 QL4016 QL4036-1PB256C QL4036-1PQ208C
    Text: QL4036 - QuickRAMTM 36,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM QL4036 - QuickRAM DEVICE HIGHLIGHTS Device Highlights High Performance & High Density • 36,000 Usable PLD Gates with 204 I/Os ■ 300 MHz 16-bit Counters, 400 MHz Datapaths,


    Original
    PDF QL4036 16-bit QL4036-1PF144C PB256 PF144 PQ208 QL4016 QL4036-1PB256C QL4036-1PQ208C

    ad 153 transistor

    Abstract: design of dma controller using vhdl PCI I/O PB256 PCI32 PQ208 QL5032 QL5032-33APQ208C synchronous dual port ram 16*8 verilog code
    Text: QL5032 - QuickPCITM 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM last updated 12/2/99 DEVICE IGHLIGHTS DeviceH Highlights Q8DÃ7ˆ†Ã±Ã""ÃHC“Ã"!Ãiv‡†Ãqh‡hÃhqÃhqq…r†† High Performance PCI Controller


    Original
    PDF QL5032 Hz/32-bit 32-bit 95/98/Win ad 153 transistor design of dma controller using vhdl PCI I/O PB256 PCI32 PQ208 QL5032-33APQ208C synchronous dual port ram 16*8 verilog code

    Untitled

    Abstract: No abstract text available
    Text: QuickRAM Family Data Sheet • • • • • • Up to 90,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights High Performance & High Density Up to 316 I/O Pins • Up to 308 bi-directional input/output pins,


    Original
    PDF 16-bit

    Untitled

    Abstract: No abstract text available
    Text: QuickRAM Family Data Sheet • • • • • • QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights High Performance & High Density Up to 316 I/O Pins • Up to 308 bi-directional input/output pins, PCI-compliant for 5.0 V and 3.3 V buses for


    Original
    PDF 16-bit

    Untitled

    Abstract: No abstract text available
    Text: QL4036 36,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM PRELIMINARY DATA QuickRAM HIGHLIGHTS … 36,000 usable PLD gates, 204 I/O pins Last Updated: September 14, 1998 High Performance and High Density - 36,000 Usable PLD Gates with 204 I/Os


    Original
    PDF QL4036 16-bit 152-bit

    Untitled

    Abstract: No abstract text available
    Text: QL3025 - pASIC 3 FPGATM 25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density last updated 5/17/2000 QL3025 - pASIC 3 FPGA DEVICE HIGHLIGHTS Device Highlights Device Highlights High Performance & High Density • 25,000 Usable PLD Gates with 204 I/Os


    Original
    PDF QL3025 16-bit

    vhdl code dds

    Abstract: PL84 chip dmd ti dlp vhdl code direct digital synthesizer QAN19 QL16x24BL QD-PQ208 dlp dmd chip sequential multiplier Vhdl 8 bit sequential multiplier VERILOG
    Text: ‘s 'HVN,- 3URJUDPPHU [SDQGV 3URJUDPPLQJ &DSDELOLW\ With the introduction of the first DeskFabTM Multisite Programming Adapter, QuickLogic has expanded the programming capability of its DeskFab Programmer to support volume programming of pASIC 2 devices. Multisite adapters allow


    Original
    PDF 208-pin QL2005 PB256 QL2003 QL2005 QP-PL44 QP-PL68 QP-CG68 QP-PF100 vhdl code dds PL84 chip dmd ti dlp vhdl code direct digital synthesizer QAN19 QL16x24BL QD-PQ208 dlp dmd chip sequential multiplier Vhdl 8 bit sequential multiplier VERILOG

    cypress impulse

    Abstract: QD-PQ208 EPM7192SQC160-15 pASIC 2 FPGA FAMILY AppNote 10 QL2003 FPGA digital clock using vhdl code with 1hz input clock XC95216-20PQ160C Galileo md PV100 PQFP ALTERA 160
    Text: ’s 1HZ 4/ 3*$ %HDWV [SHQVLYH &3/' 6ROXWLRQV 2Q &RVW 3RZHU DQG 3HUIRUPDQFH QuickLogic recently completed its pASIC® 2 family with the production shipment of the QL2003, a new FPGA that costs approximately half the price of comparably-sized CPLDs. This new device


    Original
    PDF QL2003, QL2003 84-pin 100-pin 144-pin comL8x12B QL12x16B QL16x24B QL24x32B cypress impulse QD-PQ208 EPM7192SQC160-15 pASIC 2 FPGA FAMILY AppNote 10 QL2003 FPGA digital clock using vhdl code with 1hz input clock XC95216-20PQ160C Galileo md PV100 PQFP ALTERA 160

    QuickRAM Family Data Sheet

    Abstract: quickram TQFP 100PIN TMS 4016 QL4009 QL4009-1PF100C QL4009-1PL68C QL4009-1PL84C QL4016 QL4058
    Text: QuickRAM Family Data Sheet • • • • • • QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights High Performance & High Density Up to 316 I/O Pins • Up to 308 bi-directional input/output pins, PCI-compliant for 5.0 V and 3.3 V buses for


    Original
    PDF 16-bit QuickRAM Family Data Sheet quickram TQFP 100PIN TMS 4016 QL4009 QL4009-1PF100C QL4009-1PL68C QL4009-1PL84C QL4016 QL4058

    CERAMIC QUAD FLATPACK CQFP 14 pin

    Abstract: CF160 CERAMIC PIN GRID ARRAY CPGA CERAMIC QUAD FLATPACK CQFP CQ208 CF100 PF100 PF144 PL84 PQ208
    Text: pASIC DEVICE Packaging Specifications HIGHLIGHTS For plastic packages, QuickLogic offers surface-mount packaging in PLCC Plastic Leaded Chip Carrier and PQFP packages. The PQFP (Plastic Quad Flatpack) comes in two categories, TQFP (Thin Quad Flatpack) and PQFP.


    Original
    PDF CF160 PQ208 CQ208 PB256 CERAMIC QUAD FLATPACK CQFP 14 pin CF160 CERAMIC PIN GRID ARRAY CPGA CERAMIC QUAD FLATPACK CQFP CQ208 CF100 PF100 PF144 PL84 PQ208

    FZ 9011 V

    Abstract: PB256 PF144 PQ208 QL4036-1PB256C QL4036-1PF144C QL4036-1PQ208C aldec g2
    Text: QL4036 QuickRAM Data Sheet • • • • • • 36,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM Device Highlights Advanced I/O Capabilities • Interfaces with both 3.3 V and 5.0 V devices High Performance & High Density


    Original
    PDF QL4036 16-bit FZ 9011 V PB256 PF144 PQ208 QL4036-1PB256C QL4036-1PF144C QL4036-1PQ208C aldec g2

    QL2009

    Abstract: QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C TIL405
    Text: Q L2009 9,000 Gate pASIC 2 FPGA Com bining Speed, Density, Low Cost and Flexibility PRELIMINARY DA TA pASIC 2 HIGHLIGHTS E Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    OCR Scan
    PDF QL2009 QL2009 PQ208 PF144 144-pin PQ208 208-pin PB256 256-pin 0000b77 QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C TIL405

    cadence xa 125 2

    Abstract: PQ208 QL2009 QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C IOG20
    Text: QL2009 9,000 Gate 3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility PRELIM INARY DATA pASIC 2 HIGHLIGHTS Rev. B 5 Ultimate Verilog/VHDL Silicon Solution -Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance


    OCR Scan
    PDF QL2009 QL2009 cadence xa 125 2 PQ208 QL2009-1PB256C QL2009-1PF144C QL2009-1PQ208C IOG20

    Untitled

    Abstract: No abstract text available
    Text: QL3025 25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density April, 1999 pASIC 3 HIGHLIGHTS . 25,000 usable PLD gates, 204 I/O pins S High Performance and High Density -25,000 Usable PLD Gates with 204 I/Os -16-bit counter speeds over 300 MHz, data path speeds over 4 0 0 MHz


    OCR Scan
    PDF QL3025 -16-bit