Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PDSP16112A Search Results

    PDSP16112A Datasheets (17)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    PDSP16112A Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF
    PDSP16112/A0/AC Zarlink Semiconductor Logic ICS, 16x12 Bit Complex Muliplier Original PDF
    PDSP16112A0AC Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF
    PDSP16112A0AC GEC Plessey Semiconductors 16 x 12 BIT COMPLEX MULTIPLIER Scan PDF
    PDSP16112A/A0/AC Zarlink Semiconductor Logic ICS, 16x12 Bit Complex Muliplier Original PDF
    PDSP16112AA0AC Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF
    PDSP16112A/A0/GG Zarlink Semiconductor Logic ICS, 16x12 Bit Complex Muliplier Original PDF
    PDSP16112AA0GG Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF
    PDSP16112A/B0/AC Zarlink Semiconductor Logic ICS, 16x12 Bit Complex Muliplier Original PDF
    PDSP16112AB0AC Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF
    PDSP16112AB0AC GEC Plessey Semiconductors 16 x 12 BIT COMPLEX MULTIPLIER Scan PDF
    PDSP16112A/B0/GG Zarlink Semiconductor Logic ICS, 16x12 Bit Complex Muliplier Original PDF
    PDSP16112AB0GG Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF
    PDSP16112A/C0/AC Zarlink Semiconductor Logic ICS, 16x12 Bit Complex Muliplier Original PDF
    PDSP16112AC0AC Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF
    PDSP16112A C0 GG Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLEXER Original PDF
    PDSP16112AC0GG Zarlink Semiconductor 16 x 12 BIT COMPLEX MULTIPLIER Original PDF

    PDSP16112A Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    variable length fft processor

    Abstract: 1Kx32
    Text: AB35 AB35 Implementing Large and Non-Standard Transforms Application Brief AB35 - 1.0 February 1994 BACKGROUND The PDSP16510 is a stand-alone FFT Processor which performs 16, 64, 256, or 1024 point FFT's with input sampling rates of up to 40MHz - typically an order of magnitude faster than programmable DSP parts. A single device can window and transform


    Original
    PDSP16510 40MHz variable length fft processor 1Kx32 PDF

    AN47

    Abstract: PDSP1601A PDSP16112 PDSP16112A PDSP16318A PDSP16510 PDSP16540
    Text: AB35 AB35 Implementing Large and Non-Standard Transforms Application Brief AB35 - 1.0 February 1994 BACKGROUND The PDSP16510 is a stand-alone FFT Processor which performs 16, 64, 256, or 1024 point FFT's with input sampling rates of up to 40MHz - typically an order of magnitude faster than programmable DSP parts. A single device can window and transform


    Original
    PDSP16510 40MHz AN47 PDSP1601A PDSP16112 PDSP16112A PDSP16318A PDSP16540 PDF

    FULL SUBTRACTOR using 41 MUX

    Abstract: "Overflow detection"
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original
    PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 FULL SUBTRACTOR using 41 MUX "Overflow detection" PDF

    AN47

    Abstract: PDSP1601A PDSP16112 PDSP16112A PDSP16318A PDSP16510 PDSP16540
    Text: AB35 AB35 Implementing Large and Non-Standard Transforms Application Brief AB35 - 1.0 February 1994 BACKGROUND The PDSP16510 is a stand-alone FFT Processor which performs 16, 64, 256, or 1024 point FFT's with input sampling rates of up to 40MHz - typically an order of magnitude faster than programmable DSP parts. A single device can window and transform


    Original
    PDSP16510 40MHz AN47 PDSP1601A PDSP16112 PDSP16112A PDSP16318A PDSP16540 PDF

    FULL SUBTRACTOR using 41 MUX

    Abstract: "Overflow detection"
    Text: PDSP16318 MC PDSP16318 MC Complex Accumulator DS3761 ISSUE 2.1 The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 10MHz throughout in FFT and filter applications.


    Original
    PDSP16318 DS3761 20-bit 10MHz PDSP16318s PDSP16112A 100ns GC100 FULL SUBTRACTOR using 41 MUX "Overflow detection" PDF

    ALU of 4 bit adder and subtractor

    Abstract: circuit diagram of full subtractor circuit 16-bit adder DS3708 GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original
    PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 ALU of 4 bit adder and subtractor circuit diagram of full subtractor circuit 16-bit adder GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330 PDF

    FULL SUBTRACTOR using 41 MUX

    Abstract: ALU of 4 bit adder and subtractor "Overflow detection"
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Advance Information Complex Accumulator Advance Information DS3708 The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 20MHz


    Original
    PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A PDSP16318A/B0/AC FULL SUBTRACTOR using 41 MUX ALU of 4 bit adder and subtractor "Overflow detection" PDF

    FULL SUBTRACTOR using 41 MUX

    Abstract: ALU of 4 bit adder and subtractor DS3708 circuit diagram of full subtractor circuit GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original
    PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 FULL SUBTRACTOR using 41 MUX ALU of 4 bit adder and subtractor circuit diagram of full subtractor circuit GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330 PDF

    Untitled

    Abstract: No abstract text available
    Text: PDSP16318/13618A FEBRUARY 1995 ADVANCE INFORMATION DS3708 - 2.1 PDSP16318/PDSP16318A COMPLEX ACCUMULATOR Supersedes version in December 1993 Digital Video & Video Digital Signal Processing IC Handbook, HB3923-1 The PDSP16318 contains two independent 20-bit Adder/


    Original
    PDSP16318/13618A DS3708 PDSP16318/PDSP16318A HB3923-1) PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A PDF

    ALU of 4 bit adder and subtractor

    Abstract: FULL SUBTRACTOR using 41 MUX subtractor GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330 DS3708
    Text: PDSP16318/16318A PDSP16318/PDSP16318A Complex Accumulator Advance Information Supersedes version DS3708 - 2.4 September 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    Original
    PDSP16318/16318A PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz PDSP16318As PDSP16112A GC100 ALU of 4 bit adder and subtractor FULL SUBTRACTOR using 41 MUX subtractor GC100 PDSP1601 PDSP16112 PDSP16112A PDSP16116 PDSP16330 PDF

    Untitled

    Abstract: No abstract text available
    Text: • 1P 1LE S S E Y S E M IC O N D U C T O R S PDSP16112/PDSP16112A 16 x 12 BIT COMPLEX MULTIPLIER • 20M H z C om plex N um ber 16 + 16 x (12 + 12) Multiplication I Pipelined A rchitecture ■ Power Dissipation only 500m W B TT L C om patible Inputs APPLICATIONS


    OCR Scan
    PDSP16112/PDSP16112A PDSP16112/P SP16112A) PDSP16112) 1000mW SP16112A IL-883C PDF

    xlxx

    Abstract: xi12 YI11 yr03
    Text: P LESSEY SEMICONDUCTORS 13E D • 725 1513 OOlOObb 3 PLESSEY W Semiconductors ■ PDSP16112/PDSP16112A 16 x 12 BIT COMPLEX MULTIPLIER (SU P ER SED ES MARCH 1987 EDITION The PDSP16112/PDSP16112A w ill m ultiply a com plex (16 + 16) bit data word by a com plex (12 + 12) bit coefficient


    OCR Scan
    PDSP16112/PDSP16112A PDSP16112/PDSP16112A 20MHz PDSP16112A) 10MHz PDSP16112) 20MHz AC120 7220S13 T-90-20 xlxx xi12 YI11 yr03 PDF

    Untitled

    Abstract: No abstract text available
    Text: "NOT RECOMMENDED FOR NEW DESIGNS" GEC PLESSEY DS3706 - 2.3 PDSP16112/PDSP16112A 16 X 12 BIT COMPLEX MULTIPLIER Supersedes version in December 1993 Digital Video & Video Digital Signal Processing 1C Handbook, HB3923-1 The PDSP16112/PDSP16112A will multiply a complex


    OCR Scan
    DS3706 PDSP16112/PDSP16112A HB3923-1) PDSP16112/PDSP16112A 20MHz PDSP16112A) 10MHz PDSP16112) 20MHz PDSP16112A PDF

    Untitled

    Abstract: No abstract text available
    Text: GEC PL E SSE Y • ililB IH H I— B H !H _ ADVANCE INFORMATION DS3708 • 2.1 PDSP16112/PDSP16112A 16 x 12 BIT COMPLEX MULTIPLIER Supersedes version in December 1993 Digital Video & Digital Signal Processing 1C Handbook, HB3923-1


    OCR Scan
    DS3708 PDSP16112/PDSP16112A HB3923-1) PDSP16112/PDSP16112A 20MHz PDSP16112A) 10MHz PDSP16112) PDSP16112 10MHz-PGA) PDF

    Untitled

    Abstract: No abstract text available
    Text: W tflGEC PLESSEY P R E L IM IN A R Y IN F O R M A T IO N DS3708 - 2.0 PDSP16318/PDSP16318A COMPLEX ACCUMULATOR The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 20MHz


    OCR Scan
    DS3708 PDSP16318/PDSP16318A PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A 256ps. PDSP16318/13618A PDSP16318/C0/AC PDF

    pin diagram of full adder using Multiplexer IC

    Abstract: full adder 2 bit ic ALU of 4 bit adder and subtractor "Overflow detection" AC84
    Text: |y |^ ^ L PDSP16318/PDSP16318A _ Complex Accumulator S E M IC O N D U C T O R A, . , A dvance Inform ation Supersedes version in Decem ber 1993 Digital Video & DSP IC Handbook, HB3923-1


    OCR Scan
    PDSP16318/PDSP16318A DS3708 HB3923-1 PDSP16318 20-bit PDSP16318As PDSP16112A pin diagram of full adder using Multiplexer IC full adder 2 bit ic ALU of 4 bit adder and subtractor "Overflow detection" AC84 PDF

    PDSP1631B

    Abstract: "Overflow detection"
    Text: P LESSEY SEMICONDUCTORS 1 2E » 18 7220513 DOIQOTH fl • / PRELIMINARY INFORMATION »!■■»■ m."- . . . T - ll- H P L E S S E Y Sem iconductors PDSP16318/PDSP16318A COMPLEX ACCUMULATOR The PDSP16318 co n ta in s tw o inde pen den t 20-bit Adder/S ubtractors com bined w ith accum ulator registers


    OCR Scan
    PDSP16318/PDSP16318A PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A 256/ys. PDSP16318/A AC120 7220S13 PDSP1631B "Overflow detection" PDF

    "Overflow detection"

    Abstract: No abstract text available
    Text: PDSP16318/PDSP16318A M ITEL Complex Accumulator SEMICONDUCTOR Supersedes version DS3708 - 2.4 Advance Inform ation Septem ber 1996 DS3708 - 3.1 November 1998 The PDSP16318/A contains two independent 20-bit Adder/Subtractors combined with accumulator registers and


    OCR Scan
    PDSP16318/PDSP16318A DS3708 PDSP16318/A 20-bit 20MHz DSP16318As PDSP16112A 16-bit "Overflow detection" PDF

    Untitled

    Abstract: No abstract text available
    Text: GEC P L E S S E Y DS3706 • 2.4 PDSP16318/PDSP16318 A COMPLEX ACCUMULATOR Supersedes version in December 1993 D igital Video & Video D igital Signal Processing 1C Handbook, HB3923-1 The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift


    OCR Scan
    DS3706 PDSP16318/PDSP16318 HB3923-1) PDSP16318 20-bit 20MHz PDSP16318As PDSP16112A PDSP16318/13618A PDSP16318A/B0/AC PDF

    Untitled

    Abstract: No abstract text available
    Text: SiG E C P L E S S E Y S r M I C U N I U C T O R S DS 3708 - 2.4 PDSP16318/PDSP16318A COMPLEX ACCUMULATOR Supersedes version in December 1993 Digital Video & Video Digital Signal Processing 1C Handbook, HB3923-1) The PDSP16318 contains two independent 20-bit Adder/


    OCR Scan
    PDSP16318/PDSP16318A HB3923-1) PDSP16318 20-bit 20MHz PDSP1631 PDSP16112A 0027b4S PDSP16318/13618A PDSP16318A/B0/AC PDF

    ALU of 4 bit adder and subtractor

    Abstract: diode GG 66 "Overflow detection"
    Text: PDSP16318 M C MITEL Complex Accumulator SE M IC O N D U C T O R Supersedes April 1993 version, DS3761 - 1.2 DS3761 - 2.1 November 1998 The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 10MHz


    OCR Scan
    DS3761 PDSP16318 20-bit 10MHz PDSP16318s PDSP16112A 100ns 512jas. ALU of 4 bit adder and subtractor diode GG 66 "Overflow detection" PDF

    Untitled

    Abstract: No abstract text available
    Text: GEC PLESSEY SENICONDS 43E PLESSEY SEM ICONDUCTORS J> • 37bôS5S 0Q155bl ■= M P L S B : PDSP16318/PDSP16318A COMPLEX ACCUMULATOR T h e P D S P 16318 c o n ta in s tw o in d e p e n d e n t 2 0 -b it A d d e r/S u b tra c to rs c o m b in e d w ith a c c u m u la to r registers


    OCR Scan
    0Q155bl 16318/PD 6318A PDSP16318As PDSP16112A 37bfi522 001240b T-90-20 28-LEAD 28-PIN PDF

    SP97508

    Abstract: plessey PDSP1640 V6101
    Text: PLES SEY SEM IC ON DU CTOR S 12E PDSP Prototyping Kits 72S0S13 001021b 7 • , ■ Plessey Semiconductors offer a one-stop route for solving high performance DSP Problems with a range of DSP kits. Plessey's Technical Support Group have created a range of five DSP kils. These contain all the PDSP devices needed to perform


    OCR Scan
    72S0S13 001021b 800ps SP98608 SP97618 V6101 SP97508 plessey PDSP1640 PDF

    Untitled

    Abstract: No abstract text available
    Text: M IT E L PDSP16318 MC SE M IC O N D U C T O R Complex Accumulator DS3761 - 2.1 Supersedes April 1993 version, DS3761 - 1.2 Novem ber 1998 The PDSP16318 contains two independent 20-bit Adder/ Subtractors combined with accumulator registers and shift structures. The four port architecture permits full 10MHz


    OCR Scan
    PDSP16318 DS3761 20-bit 10MHz PDSP16318s PDSP16112A 100ns 512ns. PDF