Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SSTL_15 Search Results

    SSTL_15 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74SSTVF16857PAG Renesas Electronics Corporation 14-Bit Registered Buffer with SSTL I/O Visit Renesas Electronics Corporation
    74SSTV16857PAG Renesas Electronics Corporation 14-Bit Registered Buffer with SSTL I/O Visit Renesas Electronics Corporation
    74SSTV16857PAG8 Renesas Electronics Corporation 14-Bit Registered Buffer with SSTL I/O Visit Renesas Electronics Corporation
    74SSTVF16857PAG8 Renesas Electronics Corporation 14-Bit Registered Buffer with SSTL I/O Visit Renesas Electronics Corporation
    74SSTVN16859CPAG8 Renesas Electronics Corporation 13-Bit to 26-Bit Registered Buffer with SSTL I/O Visit Renesas Electronics Corporation

    SSTL_15 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: CBTW28DD14 14-bit bus switch/multiplexer for DDR2/DDR3/DDR4 applications Rev. 6 — 25 July 2014 Product data sheet 1. General description This 14-bit bus switch/multiplexer MUX is designed for 1.5 V or 1.8 V supply voltage operation, POD_12, SSTL_12, SSTL_135, SSTL_15 or SSTL_18 signaling and CMOS


    Original
    PDF CBTW28DD14 14-bit CBTW28DD14

    EM47DM1688SBB

    Abstract: No abstract text available
    Text: EM47DM1688SBB Revision History Revision 0.1 Jun. 2012 -First release. Jun. 2012 1/38 www.eorex.com EM47DM1688SBB 2Gb (16Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47DM1688SBB 96Ball-FBGA EM47DM1688SBB

    EM47EM1688SBC

    Abstract: No abstract text available
    Text: EM47EM1688SBC Revision History Revision 0.1 Oct. 2014 -First release. Oct. 2014 1/37 www.eorex.com EM47EM1688SBC 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM1688SBC 96Ball-FBGA EM47EM1688SBC

    Untitled

    Abstract: No abstract text available
    Text: EM47EM1688SBA Revision History Revision 0.1 Mar. 2012 -First release. Mar. 2012 1/37 www.eorex.com EM47EM1688SBA 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V 0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM1688SBA 96Ball-FBGA

    Untitled

    Abstract: No abstract text available
    Text: EM47FM0888MBA 4Gb 64Mx8Bank×8 Double DATA RATE 3 low voltage SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.35V(1.283-1.45V) • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation.


    Original
    PDF EM47FM0888MBA 78Ball-FBGA

    EM47FM0888SBA

    Abstract: No abstract text available
    Text: EM47FM0888SBA 4Gb 64Mx8Bank×8 Double DATA RATE 3 low voltage SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation.


    Original
    PDF EM47FM0888SBA 78Ball-FBGA EM47FM0888SBA

    Untitled

    Abstract: No abstract text available
    Text: PI2DDR3212 1.35V/ 1.5V/1.8V 14 bit 2:1 DDR3/DDR4 Switch Features Description ÎÎ14 bit 2:1 switch that supports DDR3 800 2133Mbps, DDR4 This 14-bit DDR3/DDR4 switch is designed for 1.35V/ 1.5V/ 1.8V supply voltage, POD_12, SSTL_135, SSTL_15 or SSTL_18 signaling and CMOS select input signals. It is designed for


    Original
    PDF PI2DDR3212 2133Mbps, 14-bit 2133Mbps PI2DDR3212 14-bit MO-220 52-Pin, PD-2102

    EM47FM1688MCA

    Abstract: No abstract text available
    Text: EM47FM1688MCA/SCA 8Gb 32Mx8Bank×16×2Rank Double DATA RATE 3 SDRAM Features Description • Use Two 256M x 16 dies stack to 256M x 16 x 2R DDP. • VDD/VDDQ = 1.35V -0.065/+0.1V • Backward compatible to VDD/ VDDQ = 1.5V ±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47FM1688MCA/SCA 96Ball-FBGA EM47FM1688MCA

    AT0340

    Abstract: RA12 fbga-96ball EM47CM1688SBA-150
    Text: EM47CM1688SBA Revision History Revision 0.1 Oct . 2011 -First release. Oct. 2011 1/38 www.eorex.com EM47CM1688SBA 1Gb (8Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47CM1688SBA 96Ball-FBGA AT0340 RA12 fbga-96ball EM47CM1688SBA-150

    EM47FM0888MBA

    Abstract: No abstract text available
    Text: EM47FM0888MBA 4Gb 64Mx8Bank×8 Double DATA RATE 3 low voltage SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.35V(1.283-1.45V) • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation.


    Original
    PDF EM47FM0888MBA 78Ball-FBGA EM47FM0888MBA

    Untitled

    Abstract: No abstract text available
    Text: PI2DDR3212 1.35V/ 1.5V/1.8V 14 bit 2:1 DDR3/DDR4 Switch Features Description ÎÎ14 bit 2:1 switch that supports DDR3 800 2133Mbps, DDR4 This 14-bit DDR3/DDR4 switch is designed for 1.35V/ 1.5V/ 1.8V supply voltage, POD_12, SSTL_135, SSTL_15 or SSTL_18 signaling and CMOS select input signals. It is designed for


    Original
    PDF PI2DDR3212 2133Mbps, 14-bit 2133Mbps PI2DDR3212 14-bit MO-220 52-Pin, PD-2102 PI2DDR3212ZLE

    Untitled

    Abstract: No abstract text available
    Text: PI2DDR3212 14 bit 2:1 DDR3 Switch Features Description ÎÎ14 bit 2:1 switch that supports up to 5Gbps DDR3 signals This 14-bit DDR switch is designed for 1.5V or 1.8V supply voltage, SSTL_15 or SSTL_18 signaling and CMOS select input signals. It is designed for DDR2 or DDR3 memory bus with speed


    Original
    PDF PI2DDR3212 14-bit PI2DDR3212 14-bit CBTW28DD14 52-pin

    Untitled

    Abstract: No abstract text available
    Text: CBTW28DD14 14-bit bus switch/multiplexer for DDR2/DDR3/DDR4 applications Rev. 4 — 12 August 2013 Product data sheet 1. General description This 14-bit bus switch/multiplexer MUX is designed for 1.5 V or 1.8 V supply voltage operation, POD_12, SSTL_12, SSTL_135, SSTL_15 or SSTL_18 signaling and CMOS


    Original
    PDF CBTW28DD14 14-bit CBTW28DD14

    EM47FM3288SBB

    Abstract: No abstract text available
    Text: EM47FM3288SBB 16Gb 64Mx8Bank×32 Double DATA RATE 3 Stack SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation. • Eight Banks


    Original
    PDF EM47FM3288SBB 136Ball-FBGA EM47FM3288SBB

    Untitled

    Abstract: No abstract text available
    Text: CBTW28DD14 14-bit bus switch/multiplexer for DDR2/DDR3/DDR4 applications Rev. 5 — 28 May 2014 Product data sheet 1. General description This 14-bit bus switch/multiplexer MUX is designed for 1.5 V or 1.8 V supply voltage operation, POD_12, SSTL_12, SSTL_135, SSTL_15 or SSTL_18 signaling and CMOS


    Original
    PDF CBTW28DD14 14-bit CBTW28DD14

    FBGA78

    Abstract: 78 ball fbga EM47EM0888SBA-150E
    Text: EM47EM0888SBA Revision History Revision 0.1 Oct. 2011 -First release. Oct. 2011 1/39 www.eorex.com EM47EM0888SBA 2Gb (32Mx8Bank×8) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM0888SBA 78Ball-FBGA FBGA78 78 ball fbga EM47EM0888SBA-150E

    Untitled

    Abstract: No abstract text available
    Text: EM47DM0888SBA Revision History Revision 0.1 May. 2011 -First release. May. 2011 1/39 www.eorex.com EM47DM0888SBA 1Gb (16Mx8Bank×8) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V 0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47DM0888SBA 78Ball-FBGA

    TFBGA48

    Abstract: No abstract text available
    Text: CBTW28DD14 14-bit bus switch/multiplexer for DDR2-DDR3 applications Rev. 1 — 20 July 2010 Product data sheet 1. General description This 14-bit bus switch/multiplexer MUX is designed for 1.5 V or 1.8 V supply voltage operation, SSTL_15 or SSTL_18 signaling and CMOS select input levels. It is designed


    Original
    PDF CBTW28DD14 14-bit CBTW28DD14 TFBGA48

    Untitled

    Abstract: No abstract text available
    Text: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 EM47FM3288SBB 16Gb 64Mx8Bank×32 Double DATA RATE 3 Stack SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15 interface. • Fully differential clock inputs (CK, /CK) operation.


    Original
    PDF EM47FM3288SBB 136Ball-FBGA

    EM47EM1688SBA

    Abstract: No abstract text available
    Text: EM47EM1688SBA Revision History Revision 0.1 Mar. 2012 -First release. Mar. 2012 1/37 www.eorex.com EM47EM1688SBA 4Gb (32Mx8Bank×16) Double DATA RATE 3 SDRAM Features Description • JEDEC Standard VDD/VDDQ = 1.5V±0.075V. • All inputs and outputs are compatible with SSTL_15


    Original
    PDF EM47EM1688SBA 96Ball-FBGA EM47EM1688SBA

    Untitled

    Abstract: No abstract text available
    Text: TPS51916 SLUSAE1B – DECEMBER 2010 – REVISED AUGUST 2011 www.ti.com Complete DDR2, DDR3 and DDR3L Memory Power Solution Synchronous Buck Controller, 2-A LDO, Buffered Reference FEATURES DESCRIPTION • The TPS51916 provides a complete power supply for DDR2, DDR3 and DDR3L memory systems in the


    Original
    PDF TPS51916

    DDR4 pcb layout guidelines

    Abstract: No abstract text available
    Text: User's Guide SLUU526 – August 2011 Using the TPS51916EVM-746 Complete DDR2, DDR3, DDR3L, and DDR4 Memory Power Solution Synchronous Buck Controller, 2-A LDO, Buffered Reference The TPS51916EVM-746 evaluation module EVM allows users to evaluate the performance of the


    Original
    PDF SLUU526 TPS51916EVM-746 TPS51916 TPS51916 DDR4 pcb layout guidelines

    SSTL-15

    Abstract: 204 pin so-DIMM DDR3 connector SSTL15 256Mx8 sstl_15 204Pin SODIMM ddr3 204 DDR3-1066 MODULE MEMORY DDR3 DDR3 Connector Specification
    Text: Memory Product Specification DDR3-1066 SO-DIMM Description The Module is DDR3-1066 CL7 Small Outline Memory module. The Module density from 1GB to 4GB, it consists it consists 128M/256Mx8 bit DDR3-1066MHz Synchronous DRAMs in FBGA packages, Memory Module intented for mounting into 204-pin edge connector sockets.


    Original
    PDF DDR3-1066 128M/256Mx8 DDR3-1066MHz 204-pin 1066Mbps 8500MB/s SSTL-15 204 pin so-DIMM DDR3 connector SSTL15 256Mx8 sstl_15 204Pin SODIMM ddr3 204 MODULE MEMORY DDR3 DDR3 Connector Specification

    Untitled

    Abstract: No abstract text available
    Text: TPS51206 SLUSAH1 – MAY 2011 www.ti.com 2-A Peak Sink/Source DDR Termination Regulator with VTTREF Buffered Reference For DDR2, DDR3 and DDR3L Check for Samples: TPS51206 FEATURES APPLICATIONS • • • 1 2 • • • • • • Supply Input Voltage: Supports 3.3-V Rail and


    Original
    PDF TPS51206 10-mA 10-pin