Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    STA5620 Search Results

    SF Impression Pixel

    STA5620 Price and Stock

    STMicroelectronics STA5620C

    IC RF FRONT END RECEIVER 32VFQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey STA5620C Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    STMicroelectronics STA5620CTR

    IC RF FRONT END RECEIVER 32VFQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey STA5620CTR Reel
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    STMicroelectronics STA5620ATR

    FULLY INTEGRATED RF FRONT-END RECEIVER FOR GPS APPLICATIONS Telecom Circuit, 1-Func, BICMOS
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    ComSIT USA STA5620ATR 3
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    STA5620 Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    STA5620 STMicroelectronics Fully integrated RF front-end for GPS Original PDF
    STA5620TR STMicroelectronics Fully integrated RF front-end for GPS Original PDF

    STA5620 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    china model inverter circuit diagram

    Abstract: STA5620 tcxo 16.368MHz 2.7V QFN-32 STA5620TR gps clock
    Text: STA5620 Fully integrated RF front-end for GPS Preliminary Data Features • Low IF architecture fIF = 4fO ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ Typ. 2.7V supply voltage ■ SPI interface ■ 2kV HBM ESD protected


    Original
    PDF STA5620 QFN-32 VFQFPN-32L 42MHz 092MHz. china model inverter circuit diagram STA5620 tcxo 16.368MHz 2.7V STA5620TR gps clock

    P113H

    Abstract: teseo 2 data output ARM7 teseo teseo STA2058 STA8058A STA5620 P113 IR STA8058 5.5MB
    Text: STA8058 TESEO high performance GPS multichip module MCM Data Brief Features • GPS multichip module: – STA2058 TESEO Baseband – STA5620 RF Front-end ■ Complete embedded memory system: – Flash 256 KB + 16 Kbytes – RAM 64 Kbytes. ■ 66-MHz ARM7TDMI 32 bit processor


    Original
    PDF STA8058 STA2058 STA5620 66-MHz STA8058 17x19 25x25 P113H teseo 2 data output ARM7 teseo teseo STA8058A P113 IR 5.5MB

    Untitled

    Abstract: No abstract text available
    Text: STA5620 Fully integrated RF front-end receiver for GPS applications Features • Low IF architecture fIF = 4fO ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ Typ. 2.7 V supply voltage ■ SPI interface


    Original
    PDF STA5620 QFN-32 VFQFPN32 STA5620 VFQFPN32

    STA5620

    Abstract: ST MICROELECTRONICS MARKING
    Text: STA5620 Galileo-ready RF front-end Data Brief Features • Low IF architecture fIF = 4fO ■ Compatible with GPS L1 and GALILEO signals ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ 2.7V typ.supply voltage


    Original
    PDF STA5620 QFN-32 10MHz 40MHz. STA5620 ST MICROELECTRONICS MARKING

    Untitled

    Abstract: No abstract text available
    Text: STA8058 TESEO high performance GPS multichip module MCM Data brief  production data Features • GPS multichip module: – STA2058 TESEO Baseband – STA5620 RF Front-end ■ Complete embedded memory system: – Flash 256 KB + 16 Kbytes – RAM 64 Kbytes.


    Original
    PDF STA8058 STA2058 STA5620 66-MHz

    STA5620

    Abstract: QFN-32 STA5620TR VFQFPN32
    Text: STA5620 Fully integrated RF front-end receiver for GPS applications Features • Low IF architecture fIF = 4fO ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ Typ. 2.7 V supply voltage ■ SPI interface


    Original
    PDF STA5620 QFN-32 VFQFPN32 STA5620 STA5620TR VFQFPN32

    Untitled

    Abstract: No abstract text available
    Text: STA5620A STA5620C Fully integrated RF front-end receiver for GPS applications Features • Low IF architecture fIF = 4fO ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ Typ. 2.7 V supply voltage ■ SPI interface


    Original
    PDF STA5620A STA5620C QFN-32 VFQFPN32

    Untitled

    Abstract: No abstract text available
    Text: STA5620A STA5620C Fully integrated RF front-end receiver for GPS applications Features • Low IF architecture fIF = 4fO ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ Typ. 2.7 V supply voltage ■ SPI interface


    Original
    PDF STA5620A STA5620C QFN-32 VFQFPN32

    P113H

    Abstract: teseo teseo data output ARM7 teseo teseo 2 data output STC tcxo STA5620 STA2058 STA8058 5.5MB
    Text: STA8058 Teseo high performance GPS multi chip module MCM Data Brief Features • GPS Multi Chip Module: – STA2058 Teseo Baseband – STA5620 RF Front-end ■ Complete Embedded Memory System: – Flash 256K+16K bytes – RAM 64K bytes. ■ 66-MHz ARM7TDMI 32 bit processor


    Original
    PDF STA8058 STA2058 STA5620 66-MHz -146dBm -159dBm LFBGA104 STA8058 P113H teseo teseo data output ARM7 teseo teseo 2 data output STC tcxo 5.5MB

    P113 IR

    Abstract: teseo 2 data output STA8058A 14095 STA8058ATR
    Text: STA8058 TESEO high performance GPS multichip module MCM Data brief − production data Features • GPS multichip module: – STA2058 TESEO Baseband – STA5620 RF Front-end ■ Complete embedded memory system: – Flash 256 KB + 16 Kbytes – RAM 64 Kbytes.


    Original
    PDF STA8058 STA2058 STA5620 66-MHz P113 IR teseo 2 data output STA8058A 14095 STA8058ATR

    STA5620C

    Abstract: No abstract text available
    Text: STA5620A STA5620C Fully integrated RF front-end receiver for GPS applications Features • Low IF architecture fIF = 4fO ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ Typ. 2.7 V supply voltage ■ SPI interface


    Original
    PDF STA5620A STA5620C QFN-32 VFQFPN32 STA5620C

    4092MHz

    Abstract: 12276M gps clock
    Text: STA5620 Fully integrated RF front-end receiver for GPS applications Preliminary Data Features • Low IF architecture fIF = 4fO ■ Minimum external components ■ VGA gain internally regulated ■ On chip programmable PLL ■ Typ. 2.7V supply voltage ■


    Original
    PDF STA5620 QFN-32 10MHz 40MHz. 4092MHz 12276M gps clock

    NMEA0183

    Abstract: GPS chip module with antenna smd teseo data output datasheet for vehicle tracking GPS system STA5620 16 channel GPS receiver module GPS DeLorme gps2058 GPS2058-10 GPS chip module with antenna
    Text: www.st.com OEM GPS Solutions July 2008 Highlights • 40 pin Quad SMD package with 16mm x 16mm footprint • 39 second Cold TTFF DELORME GPS2058-10 Module The easy way to integrate GPS into your products • Acquisition sensitivity -146dBm • Tracking sensitivity -159dBm


    Original
    PDF GPS2058-10 -146dBm -159dBm GPS2058 STA2058 STA5620 NMEA0183 GPS2058-10 GM-205810-000 NMEA0183 GPS chip module with antenna smd teseo data output datasheet for vehicle tracking GPS system STA5620 16 channel GPS receiver module GPS DeLorme GPS chip module with antenna

    Untitled

    Abstract: No abstract text available
    Text: STA2058 TESEO baseband High performance single chip GPS baseband with embedded FLASH memory Data Brief Features • Single chip baseband ■ Complete embedded memory system: – FLASH 256K+16K bytes – RAM 64K bytes TQFP64 66-MHz ARM7TDMI 32 bit processor


    Original
    PDF STA2058 TQFP64 66-MHz 64Mbite LFBGA144 LFBGA144 TQFP64 STA2058 STA56n

    teseo

    Abstract: STA2058 STA5620 teseo 2 data output LFBGA144 LQFP64 STA2058EX usb i2c spi converter 03996E-1
    Text: STA2058 Teseo GPS Platform high-sensitivity baseband Data Brief Features • Single chip baseband with embedded flash ■ Complete embedded memory system: – FLASH 256K+16K bytes – RAM 64K bytes ■ 66-MHz ARM7TDMI 32 bit processor ■ High Performance GPS engine HPGPS


    Original
    PDF STA2058 66-MHz -146dBm -159dBm 64Mbite LQFP64 LFBGA144 teseo STA2058 STA5620 teseo 2 data output LFBGA144 LQFP64 STA2058EX usb i2c spi converter 03996E-1

    LQFP64 reel size

    Abstract: STA2058 STA5620 LFBGA144 teseo teseo 2 data output LQFP64 STA2058EX timer2 A2F4
    Text: STA2058 TESEO GPS platform high-sensitivity baseband Data Brief Features • Single chip baseband with embedded Flash ■ Complete embedded memory system: – Flash 256 KB +16 Kbytes – RAM 64 Kbytes LQFP64 LFBGA144 ■ 66 MHz ARM7TDMI 32 bit processor


    Original
    PDF STA2058 LQFP64 LFBGA144 STA2058 25x25mm) LQFP64 reel size STA5620 LFBGA144 teseo teseo 2 data output LQFP64 STA2058EX timer2 A2F4

    Untitled

    Abstract: No abstract text available
    Text: STA2058 TESEO GPS platform high-sensitivity baseband Data Brief Features • Single chip baseband with embedded Flash ■ Complete embedded memory system: – Flash 256 KB +16 Kbytes – RAM 64 Kbytes LQFP64 LFBGA144 ■ 66 MHz ARM7TDMI 32 bit processor


    Original
    PDF STA2058 LQFP64 LFBGA144 STA2058 25x25mm)

    STA2058

    Abstract: teseo data output teseo 2 data output GPS2058 GPS2058-10 NMEA0183 STA5620 GM-205810-000 nmea 2000 power t pinout RF GPS
    Text: Two DeLorme Drive Yarmouth, ME 04096 Phone 800-293-2389 (Fax) 207-846-7054 www.delorme.com DELORME GPS2058-10 GPS Receiver Module Specification June 2008 General Description The DeLorme GPS2058 module combines the STMicroelectronics high sensitivity STA2058 (Teseo) GPS


    Original
    PDF GPS2058-10 GPS2058 STA2058 STA5620 STA2058 teseo data output teseo 2 data output GPS2058-10 NMEA0183 GM-205810-000 nmea 2000 power t pinout RF GPS