STM32F107* device marking
Abstract: stm32f107 stm32f105* errata STM32F10* I2C STM32F105xx SMBus Specification V2.0 stm32f105 STM32F105V8 STM32F10* USB STMicroelectronics marking code date
Text: STM32F105xx and STM32F107xx Errata sheet STM32F105xx and STM32F107xx revision Z connectivity line device limitations Silicon identification This errata sheet applies to the revision Z of the STMicroelectronics STM32F105xx and STM32F107xx connectivity line products. This family features an ARM 32-bit Cortex -M3
|
Original
|
STM32F105xx
STM32F107xx
STM32F107xx
32-bit
STM32F107* device marking
stm32f107
stm32f105* errata
STM32F10* I2C
SMBus Specification V2.0
stm32f105
STM32F105V8
STM32F10* USB
STMicroelectronics marking code date
|
PDF
|
STM32F1
Abstract: STM32F100X4 STM32F100 STM32F100C4 STM32F100rb stm32f100c8 STM32F100CB STM32F100xx STM32F100C STM32F10* I2C errata
Text: STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB errata sheet STM32F100xx low and medium-density value line device limitations Silicon identification This errata sheet applies to the revision Z of the STMicroelectronics low and mediumdensity STM32F100xB value line products.
|
Original
|
STM32F100x4,
STM32F100x6,
STM32F100x8,
STM32F100xB
STM32F100xx
32-bit
STM32F1
STM32F100X4
STM32F100
STM32F100C4
STM32F100rb
stm32f100c8
STM32F100CB
STM32F100C
STM32F10* I2C errata
|
PDF
|
WLCSP64
Abstract: STM32F103RC STM32F103xE STM32F103VC stm32f103ve errata STM32F10* I2C errata STM32F101RC STM32F101RD STM32F101VD STM32F101ZC
Text: STM32F101xC/D/E and STM32F103xC/D/E Errata sheet STM32F101xC/D/E and STM32F103xC/D/E revision Z high-density device limitations Silicon identification This errata sheet applies to the revision Z of the STMicroelectronics STM32F101xC/D/E access line and STM32F103xC/D/E performance line high-density products. These families
|
Original
|
STM32F101xC/D/E
STM32F103xC/D/E
STM32F103xC/D/E
STM32F101xC/D/E
32-bit
WLCSP64
STM32F103RC
STM32F103xE
STM32F103VC
stm32f103ve errata
STM32F10* I2C errata
STM32F101RC
STM32F101RD
STM32F101VD
STM32F101ZC
|
PDF
|
WLCSP64
Abstract: STM32F10* I2C errata STM32F101RC STM32F101vc STM32F103RC STM32F103VC STM32F103xE STM32F101XC stm32f103ve FSMC reference manual
Text: STM32F101xC/D/E and STM32F103xC/D/E Errata sheet STM32F101xC/D/E and STM32F103xC/D/E revision Z high-density device limitations Silicon identification This errata sheet applies to the revision Z of the STMicroelectronics STM32F101xC/D/E access line and STM32F103xC/D/E performance line high-density products. These families
|
Original
|
STM32F101xC/D/E
STM32F103xC/D/E
STM32F103xC/D/E
STM32F101xC/D/E
32-bit
WLCSP64
STM32F10* I2C errata
STM32F101RC
STM32F101vc
STM32F103RC
STM32F103VC
STM32F103xE
STM32F101XC
stm32f103ve
FSMC reference manual
|
PDF
|
stm32f103z
Abstract: STM32F103VC STMICROELECTRONICS TOP making STM32F101VD STM32F103RC stm32f103vd STM32F103Ve STM32F103xE STM32F101RC ARM Cortex core
Text: STM32F101xC/D/E and STM32F103xC/D/E Errata sheet STM32F101xC/D/E and STM32F103xC/D/E revision Z high-density device limitations Silicon identification This errata sheet applies to the revision Z of the STMicroelectronics STM32F101xC/D/E access line and STM32F103xC/D/E performance line high-density products. These families
|
Original
|
STM32F101xC/D/E
STM32F103xC/D/E
STM32F103xC/D/E
STM32F101xC/D/E
32-bit
stm32f103z
STM32F103VC
STMICROELECTRONICS TOP making
STM32F101VD
STM32F103RC
stm32f103vd
STM32F103Ve
STM32F103xE
STM32F101RC
ARM Cortex core
|
PDF
|
ideas
Abstract: COSMIC
Text: ST7 MICROCONTROLLER TRAINING z 5 - ST7 SOFTWARE TOOLS ¾ 5.1 - STMicroelectronics ASSEMBLY TOOLCHAIN ¾ 5.2 - HIWARE C TOOLCHAIN ¾ 5.3 - COSMIC C TOOLCHAIN 1 FILE AND APPLICATION FLOWS WINDOWS EPB .s19 Dedicated Triggers Board .elf CVDWARF WINDOWS STVD7 .lkf
|
Original
|
|
PDF
|
STM32F103xxx
Abstract: STM32F10xxB stm32f102r8 STM32F102RB STM32F10xxx STM32F10* I2C stm32f103xxx manual ic ir 2112 STM32F10* I2C errata STM32F102x
Text: STM32F10xx8 and STM32F10xxB Errata sheet STM32F101x8/B, STM32F102x8/B and STM32F103x8/B medium-density device limitations Silicon identification This errata sheet applies to the revisions B, Z and Y of the STMicroelectronics mediumdensity STM32F101xx access line and STM32F103xx performance line products, and to
|
Original
|
STM32F10xx8
STM32F10xxB
STM32F101x8/B,
STM32F102x8/B
STM32F103x8/B
STM32F101xx
STM32F103xx
STM32F102xx
32-bit
STM32F103xxx
STM32F10xxB
stm32f102r8
STM32F102RB
STM32F10xxx
STM32F10* I2C
stm32f103xxx manual
ic ir 2112
STM32F10* I2C errata
STM32F102x
|
PDF
|
STM32F10xxB
Abstract: Part Marking STMicroelectronics flash memory STM32F10* USB STM32F10* I2C errata USART3 STM32F103xxx ARM Cortex core Date Code Marking STMicroelectronics SMBus Specification V2.0 STMicroelectronics marking code date
Text: STM32F10xx8 and STM32F10xxB Errata sheet STM32F101x8/B, STM32F102x8/B and STM32F103x8/B medium-density device limitations Silicon identification This errata sheet applies to the revisions B, Z and Y of the STMicroelectronics mediumdensity STM32F101xx access line and STM32F103xx performance line products, and to
|
Original
|
STM32F10xx8
STM32F10xxB
STM32F101x8/B,
STM32F102x8/B
STM32F103x8/B
STM32F101xx
STM32F103xx
STM32F102xx
32-bit
STM32F10xxB
Part Marking STMicroelectronics flash memory
STM32F10* USB
STM32F10* I2C errata
USART3
STM32F103xxx
ARM Cortex core
Date Code Marking STMicroelectronics
SMBus Specification V2.0
STMicroelectronics marking code date
|
PDF
|
speed control of dc motor using fuzzy logic controller
Abstract: 74LS00 Speed Control Of DC Motor Using Fuzzy Logic ST52x301 motor speed control by using dsp motor speed fuzzy control by using dsp 8SIP100 74LS00 DATA fuzzy logic for speed control dc motor 7sip100
Text: DC Motor Speed and Position Fuzzy Control Fuzzy Logic B.U. STMicroelectronics Fuzzy Logic B.U. 02/29/00 1 DC Motor Std. Control vs Fuzzy Control FUZZY CONTROL TRADITIONAL CONTROL r +- K + B + 1/S X C - - A F NEG. ZERO POS. NEG. NM VS VVS ZERO L Z S POS.
|
Original
|
ST52x301
ST52x301
speed control of dc motor using fuzzy logic controller
74LS00
Speed Control Of DC Motor Using Fuzzy Logic
motor speed control by using dsp
motor speed fuzzy control by using dsp
8SIP100
74LS00 DATA
fuzzy logic for speed control dc motor
7sip100
|
PDF
|
STM32F103VC
Abstract: STM32F103RC STM32F103xE STM32F10* I2C errata 548-72 STM32F103ZD USART STM32F101RC STM32F101RD stm32f103ve errata
Text: STM32F101xC/D/E and STM32F103xC/D/E Errata sheet STM32F101xC/D/E and STM32F103xC/D/E high-density device limitations Silicon identification This errata sheet applies to the revisions Z and Y of the STMicroelectronics STM32F101xC/D/E access line and STM32F103xC/D/E performance line high-density
|
Original
|
STM32F101xC/D/E
STM32F103xC/D/E
STM32F103xC/D/E
32-bit
STM32F103VC
STM32F103RC
STM32F103xE
STM32F10* I2C errata
548-72
STM32F103ZD
USART
STM32F101RC
STM32F101RD
stm32f103ve errata
|
PDF
|
chebyshev 3dB
Abstract: J32Z AN561 SD1563 702 Z TRANSISTOR 32CZ 00724 chebyshev 0.2dB
Text: AN561 APPLICATION NOTE WIDE BAND DESIGN OF PULSED POWER UHF AMPLIFIERS 1. REQUIRED. A pulsed power amplifier with the following specifications: minimum peak power of 250W at 435MHz, bandwidth of 30MHz 420 to 450MHz , maximum passband flatness of ±0.05dB, pulse width up to 1msec.,
|
Original
|
AN561
435MHz,
30MHz
450MHz)
50Ohms.
chebyshev 3dB
J32Z
AN561
SD1563
702 Z TRANSISTOR
32CZ
00724
chebyshev 0.2dB
|
PDF
|
DIP-20
Abstract: M74HCT643 M74HCT643B1R M74HCT643M1R M74HCT643RM13TR M74HCT643TTR
Text: M74HCT643 OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS INVERTED/NON INVERTED • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 13ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX)
|
Original
|
M74HCT643
M74HCT643
DIP-20
M74HCT643B1R
M74HCT643M1R
M74HCT643RM13TR
M74HCT643TTR
|
PDF
|
DIP-20
Abstract: M74HCT640 M74HCT640B1R M74HCT640M1R M74HCT640RM13TR M74HCT640TTR
Text: M74HCT640 OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS INVERTED • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 13ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX) SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
M74HCT640
M74HCT640
DIP-20
M74HCT640B1R
M74HCT640M1R
M74HCT640RM13TR
M74HCT640TTR
|
PDF
|
DIP-20
Abstract: M74HCT643 M74HCT643B1R M74HCT643M1R M74HCT643RM13TR M74HCT643TTR
Text: M74HCT643 OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS INVERTED/NON INVERTED • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 13ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX)
|
Original
|
M74HCT643
M74HCT643
DIP-20
M74HCT643B1R
M74HCT643M1R
M74HCT643RM13TR
M74HCT643TTR
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: ST491A LOW POWER HIGH SPEED RS-485/RS-422 TRANSCEIVER • ■ ■ ■ ■ ■ ■ ■ LOW SUPPLY CURRENT: 5mA MAX DESIGNED FOR RS485 INTERFACE APPLICATIONS -7 TO 12 COMMON MODE INPUT VOLTAGE RANGE 70mV TYPICAL INPUT HYSTERESIS DESIGNED FOR 25Mbps OPERATION
|
Original
|
ST491A
RS-485/RS-422
RS485
25Mbps
ST491A
RS-485
RS-422
ST491ACN
ST491ABN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ST491A LOW POWER HIGH SPEED RS-485/RS-422 TRANSCEIVER • ■ ■ ■ ■ ■ ■ ■ LOW SUPPLY CURRENT: 5mA MAX DESIGNED FOR RS485 INTERFACE APPLICATIONS -7 TO 12 COMMON MODE INPUT VOLTAGE RANGE 70mV TYPICAL INPUT HYSTERESIS DESIGNED FOR 25Mbps OPERATION
|
Original
|
ST491A
RS-485/RS-422
RS485
25Mbps
ST491A
RS-485
RS-422
ST491ACN
ST491ABN
|
PDF
|
DIP-20
Abstract: M74HCT245 M74HCT245B1R M74HCT245M1R M74HCT245RM13TR M74HCT245TTR
Text: M74HCT245 OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS NON INVERTED • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 13ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX) SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
M74HCT245
M74HCT245
DIP-20
M74HCT245B1R
M74HCT245M1R
M74HCT245RM13TR
M74HCT245TTR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M74HCT640 OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS INVERTED • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 13ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX) SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
M74HCT640
M74HCT640
|
PDF
|
M74HC03RM13TR
Abstract: M74HC03TTR TSSOP14 M74HC03 M74HC03B1R M74HC03M1R
Text: M74HC03 QUAD 2-INPUT OPEN DRAIN NAND GATE • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 8ns TYP. at VCC = 6V LOW POWER DISSIPATION: ICC = 1µA(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE:
|
Original
|
M74HC03
M74HC03
M74HC03RM13TR
M74HC03TTR
TSSOP14
M74HC03B1R
M74HC03M1R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M74HC03 QUAD 2-INPUT OPEN DRAIN NAND GATE • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 8ns TYP. at VCC = 6V LOW POWER DISSIPATION: ICC = 1µA(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE:
|
Original
|
M74HC03
M74HC03
|
PDF
|
74AC16245
Abstract: 74AC16245TTR TSSOP48
Text: 74AC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS NON INVERTED • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 4.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS
|
Original
|
74AC16245
16-BIT
74AC16245TTR
74AC16245
74AC16245TTR
TSSOP48
|
PDF
|
74AC16245
Abstract: 74AC16245TTR TSSOP48
Text: 74AC16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS NON INVERTED • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 4.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS
|
Original
|
74AC16245
16-BIT
74AC16245TTR
74AC16245
74AC16245TTR
TSSOP48
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M74HCT245 OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS NON INVERTED • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 13ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX) SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
M74HCT245
M74HCT245
|
PDF
|
74V2G03
Abstract: 74V2G03STR
Text: 74V2G03 DUAL 2-INPUT OPEN DRAIN NAND GATE • ■ ■ ■ ■ ■ HIGH SPEED: tPD = 3.9ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 1µA(MAX.) at TA = 25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS OPERATING VOLTAGE RANGE:
|
Original
|
74V2G03
OT23-8L
74V2G03
74V2G03STR
|
PDF
|