Sun UltraSparc T1
Abstract: ULTRASPARC-III UPA64 ultrasparc 3 ULTRASPARC Sun UltraSparc UltraSparc IIi
Text: U l t r a S P A R C i - S e r i e s Integrated 270/300/333 MHz 64-bit RISC Single Chip Solution The UltraSPARC i-Series family consists of processors at 270, 300, and 333MHz and modules at 270MHz/256Kb, 300MHz/512Kb, and 333MHz/2MB. This innovative processor was designed to deliver proven system
|
Original
|
64-bit
333MHz
270MHz/256Kb,
300MHz/512Kb,
333MHz/2MB.
PBN-0014-03
Sun UltraSparc T1
ULTRASPARC-III
UPA64
ultrasparc 3
ULTRASPARC
Sun UltraSparc
UltraSparc IIi
|
PDF
|
UltraSPARC-IIIi
Abstract: NVRAM for Sun UltraSparc IIi UltraSPARC-III STP2003QFP 4900 H02 gigabyte MOTHERBOARD CIRCUIT diagram A27 639 SME2411 SME1430LGA-360 SME1430LGA-440
Text: SME1430LGA-360 SME1430LGA-440 SME1430LGA-480 May 1999 UltraSPARC -IIi CPU DATA SHEET Highly Integrated 64-Bit RISC; L2-Cache, DRAM, PCI Interfaces DESCRIPTION The SME1430LGA CPU UltraSPARC-IIi microprocessor is a highly-integrated, 64-bit, SPARC V9 superscalar
|
Original
|
SME1430LGA-360
SME1430LGA-440
SME1430LGA-480
64-Bit
SME1430LGA
64-bit,
SME1040
SME2411)
UltraSPARC-IIIi
NVRAM for Sun UltraSparc IIi
UltraSPARC-III
STP2003QFP
4900 H02
gigabyte MOTHERBOARD CIRCUIT diagram
A27 639
SME2411
SME1430LGA-360
SME1430LGA-440
|
PDF
|
NVRAM for Sun UltraSparc IIi
Abstract: 805-0086-02 gigabyte MOTHERBOARD CIRCUIT diagram CI 4066 vol Sun SME1040 UltraSPARC ii 128 bit processor schematic sme2411 Sun UltraSparc T1 Functional details of ic 4066
Text: Preliminary SME1040 July 1997 UltraSPARC -IIi DATA SHEET Highly Integrated 64-Bit RISC Processor, PCI Interface FUNCTIONAL DESCRIPTION UltraSPARC-IIi SME1040 is a highly-integrated 64-bit SPARC V9 superscalar processor. An optional APBTM (Advanced PCI Bridge - SME2411) is available to increase connectivity and support demand for PCI I/O
|
Original
|
SME1040
64-Bit
SME1040)
SME2411)
EDATA-51
EDATA-54
SME1040BGA-266
NVRAM for Sun UltraSparc IIi
805-0086-02
gigabyte MOTHERBOARD CIRCUIT diagram
CI 4066 vol
Sun SME1040
UltraSPARC ii
128 bit processor schematic
sme2411
Sun UltraSparc T1
Functional details of ic 4066
|
PDF
|
SPARC v9 architecture BLOCK DIAGRAM
Abstract: UltraSPARC ii sparc sparc v7 STP1031LGA Sinak h30
Text: STP1031 July 1997 UltraSPARC -II DATA SHEET Second Generation SPARC v9 64-Bit Microprocessor With VIS DESCRIPTION The STP1031, UltraSPARC–II, is a high-performance, highly-integrated superscalar processor implementing the SPARC-V9 64-bit RISC architecture. The STP1031 is capable of sustaining the execution of up to four
|
Original
|
STP1031
64-Bit
STP1031,
STP1031
STP1031LGA
SPARC v9 architecture BLOCK DIAGRAM
UltraSPARC ii
sparc
sparc v7
STP1031LGA
Sinak h30
|
PDF
|
STP1081
Abstract: 75193 Sun UltraSparc T2 40N20
Text: STP1081 July 1997 UltraSPARC -II Data Buffer UDB-II DATA SHEET Companion Device for 250/300 MHz UltraSPARC-II Systems DESCRIPTION The UltraSPARC-II Data Buffer (UDB-II) consists of two identical ASICs connecting the UltraSPARC-II microprocessor and its E-Cache to the system data bus (i.e., UPA bus). These two are designated UDB_H (for the
|
Original
|
STP1081
256-Pin
STP1081ABGA-125
STP1081ABGA-150
STP1081
75193
Sun UltraSparc T2
40N20
|
PDF
|
SPARC v9 architecture BLOCK DIAGRAM
Abstract: UltraSPARC ii
Text: STP1031 July 1997 UltraSPARC -II DATA SHEET Second Generation SPARC v9 64-Bit Microprocessor With VIS DESCRIPTION The STP1031, UltraSPARC–II, is a high-performance, highly-integrated superscalar processor implementing the SPARC-V9 64-bit RISC architecture. The STP1031 is capable of sustaining the execution of up to four
|
Original
|
STP1031
STP1031,
64-bit
STP1031
STP1031LGA
SPARC v9 architecture BLOCK DIAGRAM
UltraSPARC ii
|
PDF
|
sme2411
Abstract: No abstract text available
Text: Preliminary SME2411 July 1997 UltraSPARC -IIi APB DATA SHEET Advanced PCI Bridge, 66-MHz-Primary-to-33-MHz-Secondary FUNCTIONAL DESCRIPTION The Advanced PCI Bridge APBTM , SME2411, is a PCI-to-PCI bridge chip that is compatible with version 2.1 of the PCI Local Bus Specification [1]. The APB features a connection path between a 32-bit bus running at speeds
|
Original
|
SME2411
66-MHz-Primary-to-33-MHz-Secondary
SME2411,
32-bit
32-bit,
66-MHz-Primary-to-33-MHz-Secondary
sme2411
|
PDF
|
fire alarm abstract
Abstract: sparc mtbf GR-63-CORE Zone 4 test x1155a cpu motherboard repair Chip level netra t1 X312L N25AUTA1-9S-102AV1 X1034A X314L
Text: Sun Fire V120 Server TM Just the Facts SunWIN token# 329876 Copyrights 2002 Sun Microsystems, Inc. All Rights Reserved. Sun, Sun Microsystems, the Sun logo, Netra, Solaris, Sun Quad FastEthernet, SunSpectrum, SunSpectrum Platinum, SunSpectrum Gold, SunSpectrum Silver, SunSpectrum Bronze, SunVIP,
|
Original
|
com/servers/entry/v120
fire alarm abstract
sparc mtbf
GR-63-CORE Zone 4 test
x1155a
cpu motherboard repair Chip level
netra t1
X312L
N25AUTA1-9S-102AV1
X1034A
X314L
|
PDF
|
AE21 ARRAY DIODE
Abstract: Sun UltraSparc T1 STP2223BGA ac10 stc AAD20
Text: STP2223BGA July 1997 U2P DATA SHEET UPA to PCI Interface DESCRIPTION The U2P * chip is the primary connection on an UltraSPARC CPU board between the UPA System Bus including UltraSPARC Processors and Memory and a PCI based I/O Subsystem. Its major functions are
|
Original
|
STP2223BGA
AE21 ARRAY DIODE
Sun UltraSparc T1
STP2223BGA
ac10 stc
AAD20
|
PDF
|
e2411
Abstract: sme2411
Text: • ooool >000 o > o ° ° o >0000 >0000 TM UltraSPARC-IIi Advanced PCI Bridge 66-MHz-Primary-to-33-MHz-Secondary Interfaces Data S heet February, 1997 SME2411 Sun microsystems S un M ic r o e le c t r o n ic s February, 1 997 UltraSPARC -!!i APB™ DATA SHEET
|
OCR Scan
|
66-MHz-Primary-to-33-MHz-Secondary
SME2411
SME2411,
32-bit
32-bit,
S05-00SS-01
e2411
sme2411
|
PDF
|
ao21
Abstract: No abstract text available
Text: S un M ic r o e l e c t r o n ic » U2S, UPA-to-SBus Interjace Data Sheet D ecem b e r 1 966 STP2220BG A Sun microsystems STP2220B G A S un M i c r o e l e c t r o n i c s December 1996 U2S UPA-to-SBus Interface DATA SHEET D escription The STP2220BGA U 2 S ,1] device bridges UPA- UltraSPARC Port Architecture to the SBus. U2S, is
|
OCR Scan
|
STP2220BG
STP2220B
STP2220BGA
16-entry
ao21
|
PDF
|
Z2 150 1AK
Abstract: Sun UltraSparc T2 UltraSPARC ii AJ17A
Text: S P A R C Business T e c h rd o g y May 1995 U DATA SHEET I t r a S P A R C - l High-Performance 64 Bit RISC Processor Introduction The STP1030, UltraSPARC-!, is a high-performance, highly-integrated superscalar processor imple menting the SPARC V9 64-bit RISC architecture. The STP1030 is capable of sustaining the execution
|
OCR Scan
|
STP1030,
64-bit
STP1030
Z2 150 1AK
Sun UltraSparc T2
UltraSPARC ii
AJ17A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SME1430LGA-360 SME1430LGA-440 SME1430LGA-480 microsystems May 1999 UltraSPARC -»/CPU DATA SHEET H ighly Integrated 64-Bit RISC; L2-Cache, DRAM, PCI Interfaces D e s c r ip t io n The SME1430LGA CPU UltraSPARC-Ill microprocessor is a highly-integrated, 64-bit, SPARC V9 superscalar
|
OCR Scan
|
SME1430LGA-360
SME1430LGA-440
SME1430LGA-480
64-Bit
SME1430LGA
64-bit,
SME1040
SME2411)
E1430
|
PDF
|
Sun UltraSparc T2
Abstract: Sun UltraSparc T1 STP1080 sparc v8 spitfire Sun UltraSparc II
Text: Prel i m i na r y SPA RC T echrdogy STP1080 Business May 1995 UltraSPARC-1 Data Buffer U DB DATA SHEET Revision 0.3 Introduction The UltraSPARC^ Data Buffer(UDB) consists of two chips that connect UltraSPARC-! and its E-eache to a 144bit data bus. Data Buffer chips move data between the E-eache and DataBus. The E-eache data bus, EcacheBus,
|
OCR Scan
|
STP1080
144bit
16paritybils.
STP1080
44ayer
Sun UltraSparc T2
Sun UltraSparc T1
sparc v8
spitfire
Sun UltraSparc II
|
PDF
|
|
|
dps 298 cp 2
Abstract: 286 dram schematic 85A9 k2 dsc hen ng dps 298 cp UltraSPARC ii FRS 8C - 05 9V DC
Text: if 4 4 o Q O o < o o f O O O I O o o o < I O O O O ( 5 o ò o ° 5 ‘ o o < o Dual Processor System Controller (DSC) Prelim in ary Data Sheet O c to b e r 1 996 S T P 220 2B G A S un M icroelectronics October 1996 U lt r a S P A R C DATA SHEET - I/II
|
OCR Scan
|
STP2202BG
dps 298 cp 2
286 dram schematic
85A9
k2 dsc hen ng
dps 298 cp
UltraSPARC ii
FRS 8C - 05 9V DC
|
PDF
|
UltraSPARC ii
Abstract: No abstract text available
Text: if 4 4 o o oo »000 ° 00 ° c IO 5 5 o »0000 000 « ò o o < o o < IO O O O 00( WËÊIÊÈËÎIËKÊËÊË UltraSPARC-II D ata Buffer (UDB-II Data Sheet October 1996 STP1081 S un M icroelectronics S T P 10 8 1 O c to b e r 1996 »TM UltraSPARC -II Data Buffer (UDB-II)
|
OCR Scan
|
STP1081
UltraSPARC ii
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S un M icroelectronics O c to b e r 1996 UltraSPARC -!! Data Buffer UDB-II DATA SHEET High-Capacity, Two-Speed Data Transfer D e s c r ip t io n The UltraSPARC-II Data Buffer (UDB-II) consists of two identical integrated circuit microchips connecting the UltraSPARC-II microprocessor and its E-Cache to the slower system data bus. These
|
OCR Scan
|
127rrm
ASAWCCR-232
1081ABG
|
PDF
|
UltraSPARC-III
Abstract: No abstract text available
Text: S un M icroelectronics July 1997 UltraSPARC -lli APB DATA SHEET Advanced PCI Bridge, 66-MHz-Primary-to-33-MHz-Secondary F u n c t io n a l D e s c r ip t io n The A dvanced PCI Bridge APB™ , SME2411, is a PCI-to-PCI bridge chip that is com patible with version 2.1
|
OCR Scan
|
66-MHz-Primary-to-33-MHz-Secondary
SME2411,
32-bit
32-bit,
UltraSPARC-11/
UltraSPARC-III
|
PDF
|
UltraSPARC ii
Abstract: No abstract text available
Text: i f 4 4 oooo ò o o < »000 ° 00 ° c IO 5 5 o o o < »0000 000 « IOOOO 0 0 ( UltraSPARC-II Data Bujjer (UDB-II Data Sh eet O c t o b e r 1 996 STP1081 S un M ic r o e le c t r o n ic s October 1996 UltraSPARC -II Data Buffer (UDB-II) DATA SHEET High-Capacity, Two-Speed Data Transfer
|
OCR Scan
|
STP1081
UltraSPARC ii
|
PDF
|
in138
Abstract: SPARC v9 architecture BLOCK DIAGRAM cpu lga UltraSPARC ii
Text: S un M icro electro nics July 1997 UltraSPARC -!! CPU Module DATA SHEET Complete 296 MHz CPU, 2.0 MB E-Cache, UDB-II D e s c r ip t io n The UltraSPARC-II module is a high performance, SPARC V9 compliant, small form factor processor module. It interfaces to the UltraSPARC Port Architecture UPA interconnect bus.
|
OCR Scan
|
MC100LVE210
STP5212UPA-300
296MHz
100MHz
STP1031)
STP1081)
in138
SPARC v9 architecture BLOCK DIAGRAM
cpu lga
UltraSPARC ii
|
PDF
|
diode marking code e26
Abstract: PIN DIAGRAM of IC AD 524 ultrasparc
Text: S un M ic r o e l e c t r o n ic s July 1997 U2P DATA SHEET UPA to PCI Interface D e s c r ip t io n The U2P * chip is the primary connection on an UltraSPARC CPU board between the UPA System Bus including UltraSPARC Processors and Memory and a PCI based I/O Subsystem. Its major functions are
|
OCR Scan
|
|
PDF
|
ultrasparc
Abstract: No abstract text available
Text: UltraSPARC “-!! Data Buffer UDB-II DATA SHEET Companion Device for 250/300 MHz UltraSPARC-II Systems D e s c r ip t io n The UltraSPARC-II Data Buffer (UDB-II) consists of two identical ASICs connecting the UltraSPARC-II micro processor and its E-Cache to the system data bus (i.e., UPA bus). These two are designated UDB_H (for the
|
OCR Scan
|
1V11V
UltraSPARC-11
STP1081ABGA-125
STP1081ABGA-150
ultrasparc
|
PDF
|
Sun UltraSparc T1
Abstract: UltraSPARC ii STP1031 ultrasparc g31 m7 te
Text: HighrPer ormance, 250 MHz, 64-Bit RISC P rocessor Data S he e t F e b ru a ry 1997 STP1031 Sun m icrosystem s r ^ Preliminary S T P 1 D31 F e b ru a ry 1997 U ltr a S P A R C -!! DATA SHEET D High-Performance, 250 MHz, 64-Bit RISC Processor escription
|
OCR Scan
|
64-Bit
STP1031
STP1031,
STP1031
Sun UltraSparc T1
UltraSPARC ii
ultrasparc
g31 m7 te
|
PDF
|
UltraSPARC IIIi
Abstract: UltraSPARC iie ultrasparc AF5A
Text: if 4 4 oooo ò o o < »000 ° 00 ° c I O 5 5 o o o < »0000 000 « I O O O O 00( •■■■■■■ HighrPer ormance, 167 & 200 MHz, 64-bit RISC Processor Data Sheet O c t o b e r 1 996 STP1030A S un M icroelectronics O ctober 1996 U DATA SH EET D l t r a S P A
|
OCR Scan
|
64-bit
STP1030A
P1030A
STP1030A
UltraSPARC IIIi
UltraSPARC iie
ultrasparc
AF5A
|
PDF
|
