UltraSPARC-IIIi
Abstract: NVRAM for Sun UltraSparc IIi UltraSPARC-III STP2003QFP 4900 H02 gigabyte MOTHERBOARD CIRCUIT diagram A27 639 SME2411 SME1430LGA-360 SME1430LGA-440
Text: SME1430LGA-360 SME1430LGA-440 SME1430LGA-480 May 1999 UltraSPARC -IIi CPU DATA SHEET Highly Integrated 64-Bit RISC; L2-Cache, DRAM, PCI Interfaces DESCRIPTION The SME1430LGA CPU UltraSPARC-IIi microprocessor is a highly-integrated, 64-bit, SPARC V9 superscalar
|
Original
|
SME1430LGA-360
SME1430LGA-440
SME1430LGA-480
64-Bit
SME1430LGA
64-bit,
SME1040
SME2411)
UltraSPARC-IIIi
NVRAM for Sun UltraSparc IIi
UltraSPARC-III
STP2003QFP
4900 H02
gigabyte MOTHERBOARD CIRCUIT diagram
A27 639
SME2411
SME1430LGA-360
SME1430LGA-440
|
PDF
|
ultrasparc
Abstract: No abstract text available
Text: UltraSPARC “-!! Data Buffer UDB-II DATA SHEET Companion Device for 250/300 MHz UltraSPARC-II Systems D e s c r ip t io n The UltraSPARC-II Data Buffer (UDB-II) consists of two identical ASICs connecting the UltraSPARC-II micro processor and its E-Cache to the system data bus (i.e., UPA bus). These two are designated UDB_H (for the
|
OCR Scan
|
1V11V
UltraSPARC-11
STP1081ABGA-125
STP1081ABGA-150
ultrasparc
|
PDF
|
STP5111
Abstract: No abstract text available
Text: S un M ic r o e l e c t r o n ic s July 1997 UltraSPARC -! CPU Module DATA SHEET 200 MHz UltraSPARC-1 + 1 MB E-Cache + UDBs D e s c r ip t io n The UltraSPARC-1 module is a high performance, SPARC V9 compliant, small form factor processor module, which interfaces to the UltraSPARC Port Architecture UPA interconnect bus.
|
OCR Scan
|
32kx36
64kxl8
MC10ELV111
5111AUPA-200
STP1030A)
STP5111
|
PDF
|
in138
Abstract: SPARC v9 architecture BLOCK DIAGRAM cpu lga UltraSPARC ii
Text: S un M icro electro nics July 1997 UltraSPARC -!! CPU Module DATA SHEET Complete 296 MHz CPU, 2.0 MB E-Cache, UDB-II D e s c r ip t io n The UltraSPARC-II module is a high performance, SPARC V9 compliant, small form factor processor module. It interfaces to the UltraSPARC Port Architecture UPA interconnect bus.
|
OCR Scan
|
MC100LVE210
STP5212UPA-300
296MHz
100MHz
STP1031)
STP1081)
in138
SPARC v9 architecture BLOCK DIAGRAM
cpu lga
UltraSPARC ii
|
PDF
|
PA15
Abstract: PA19 STP2001 STP2200ABGA STP2210QFP STP2220ABGA STP2230SOP
Text: Preliminary STP2220ABGA July 1997 U2S UPA-to-SBus Interface DATA SHEET DESCRIPTION The STP2220ABGA U2S [1] device bridges UPA- UltraSPARC Port Architecture to the SBus. U2S, is the primary connection between the UPA port (including UltraSPARC-I processors and memory) and the SBus
|
Original
|
STP2220ABGA
STP2220ABGA
16-entry
STP2220ABGA-83
STP2220ABGA-100
PA15
PA19
STP2001
STP2200ABGA
STP2210QFP
STP2230SOP
|
PDF
|
Sun Enterprise 250
Abstract: MC100LVE210 RT0201 SME5224AUPA-450 STP2202ABGA BGA 48 "8 x 8" memory micron
Text: Advanced Version SME5224AUPA-450 July 1999 UltraSPARC -II CPU Module DATA SHEET 450 MHz CPU, 4.0 MByte E-Cache MODULE DESCRIPTION The UltraSPARC™-II, 450MHz CPU using a 4.0 Mbyte E-cache, SME5224AUPA-450 delivers high performance computing in a compact design. Based on the UltraSPARC™ II CPU, this module is designed using a
|
Original
|
SME5224AUPA-450
450MHz
SME5224AUPA-450)
Sun Enterprise 250
MC100LVE210
RT0201
SME5224AUPA-450
STP2202ABGA
BGA 48 "8 x 8" memory micron
|
PDF
|
W48C60
Abstract: J0801 w48c60-422 J0901 MC100LVEL39 MC12430 SME5410MCZ-270 587-pin TMS 3450 TMS 3450 specifications
Text: SME5410MCZ-270 July 1998 UltraSPARC -IIi CPU Module DATA SHEET 270 MHz CPU, 256 Kbyte E-cache, UPA, 66 MHz PCI DESCRIPTION The UltraSPARC™-IIi CPU module SME5410MCZ-270 is a high performance, SPARC V9-compliant, small form-factor CPU module. It interfaces to the UltraSPARC Port Architecture 64S (UPA64S) interconnect bus,
|
Original
|
SME5410MCZ-270
SME5410MCZ-270)
UPA64S)
UPA64S
W48C60
J0801
w48c60-422
J0901
MC100LVEL39
MC12430
SME5410MCZ-270
587-pin
TMS 3450
TMS 3450 specifications
|
PDF
|
INCOMING PACKAGING MATERIAL INSPECTION form
Abstract: MIL-STD-105C underfill 45X45mm motherboard major problems & solutions Low viscosity underfill for flip chip
Text: FUJITSU/SUN MICROSYSTEMS ULTRASPARC-IIi MCM: MINIATURIZATION TO THE EXTREME Michelle Hou Fujitsu San Jose, CA USA Takashi Ozawa Fujitsu Kawasaki, JAPAN Dev Malladi, Chris Furman, Mary Krebser, Steve Boyle, Mohsen Saneinejad Sun Microsystems Palo Alto, CA USA
|
Original
|
300MHz
45mmx45mems)
0-100C)
INCOMING PACKAGING MATERIAL INSPECTION form
MIL-STD-105C
underfill
45X45mm
motherboard major problems & solutions
Low viscosity underfill for flip chip
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S un M icroelectronics O c to b e r 1996 UltraSPARC -!! Data Buffer UDB-II DATA SHEET High-Capacity, Two-Speed Data Transfer D e s c r ip t io n The UltraSPARC-II Data Buffer (UDB-II) consists of two identical integrated circuit microchips connecting the UltraSPARC-II microprocessor and its E-Cache to the slower system data bus. These
|
OCR Scan
|
ASAM/CCR-232
1081ABG
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary STP2220ABGA S un M ic r o e l e c t r o n ic s J u ly 1997 U2S UPA-to-SBus Interface DATA SHEET D e s c r ip t io n The STP2220ABGA U2S ^ device bridges UPA- UltraSPARC Port Architecture to the SBus. U2S, is the prim ary connection betw een the UPA port (including UltraSPARC-1 processors and m em ory) and the SBus
|
OCR Scan
|
STP2220ABGA
STP2220ABGA
16-entry
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP5110A S un M ic r o e l e c t r o n ic s J u ly 1997 UltraSPARC -! CPU Module DATA SHEET 167 MHz UltraSPARC-I + 0.5 MB E-Cache + UDBs D e s c r ip t io n The UltraSPARC-I m odule is a high perform ance, SPARC V9 com pliant, small form factor processor module,
|
OCR Scan
|
STP5110A
32kx36
32kx36
MC100LVE111
5110AUPA-167
STP1030A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SME5222AUPA-400 microsystems Ju ly 1999 _ UltraSPARC -!! CPU Module DATASHEET 400 MHz CPU, 2.0 MB E-Cache M o d u l e D e s c r ip t io n The U ltraSPARC™ -II, 400 M H z CPU, 2.0 M byte E-cache module, SM E5222AUPA-400 , delivers high perfor
|
OCR Scan
|
SME5222AUPA-400
E5222AUPA-400)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP223QSOP S un M ic r o e l e c t r o n ic s J u ly 1 9 9 7 XB1 DATA SHEET Crossbar Switch D e s c r ip t io n The STP2230SOP crossbar switch ^ acts as the bridge among three UltraSPARC UPA devices. One of the buses is dedicated to interfacing to system memory, while the other two are general-purpose
|
OCR Scan
|
STP223QSOP
STP2230SOP
TP2230SO
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP5111A S un M ic r o e l e c t r o n ic s J u ly 1997 UltraSPARC -! CPU Module DATA SHEET 200 MHz UltraSPARC-1 + 1 MB E-Cache + UDBs D e s c r ip t io n The UltraSPARC-I m odule is a high perform ance, SPARC V9 com pliant, small form factor processor module,
|
OCR Scan
|
STP5111A
32kx36
MC10ELV111
PA-200
STP1030A)
|
PDF
|
|
|
MC100LVE111
Abstract: SPARC v9 architecture BLOCK DIAGRAM
Text: STP5110A July 1997 UltraSPARC -I CPU Module DATA SHEET 167 MHz UltraSPARC-I + 0.5 MB E-Cache + UDBs DESCRIPTION The UltraSPARC-I module is a high performance, SPARC V9 compliant, small form factor processor module, which interfaces to the UltraSPARC Port Architecture UPA interconnect bus.
|
Original
|
STP5110A
32kx36
32kx36
MC100LVE111
STP5110AUPA-167
STP1030A)
SPARC v9 architecture BLOCK DIAGRAM
|
PDF
|
GIGABYTE G31
Abstract: SPARC v9 architecture BLOCK DIAGRAM stream register cache coherency snoop filter AF10 AH22 "64-Bit Microprocessor" STP1030 d4ta
Text: STP1030A July 1997 UltraSPARC -I DATA SHEET First Generation SPARC v9 64-Bit Microprocessor With VIS DESCRIPTION The STP1030A, UltraSPARC–I, is a high-performance, highly-integrated superscalar processor implementing the SPARC V9 64-bit RISC architecture. The STP1030A is capable of sustaining the execution of up to four instructions per
|
Original
|
STP1030A
64-Bit
STP1030A,
STP1030A
256-Pin
GIGABYTE G31
SPARC v9 architecture BLOCK DIAGRAM
stream register cache coherency snoop filter
AF10
AH22
"64-Bit Microprocessor"
STP1030
d4ta
|
PDF
|
STP1080A
Abstract: IEEE1149
Text: STP1080A July 1997 UltraSPARC -I Data Buffer UDB-I DATA SHEET Companion Device for 167/200 MHz UltraSPARC-I Systems DESCRIPTION The UDB-I is a data buffer device used in UltraSPARC-I systems to connect the CPU and its external SRAM cache bus to the system bus:
|
Original
|
STP1080A
STP1080ABGA-83
STP1080ABGA-100
STP1080A
IEEE1149
|
PDF
|
6803 microprocessor
Abstract: Sun UltraSparc ultrasparc 3 SUN MICROELECTRONICS register file UltraSPARC ii memory bandwidth
Text: UltraSPARC II Microprocessor TM High-Performance, Highly-Scalable, Multiprocessing, 64-bit SPARC V9 RISC Microprocessor Placeholder for illustration or photo The UltraSPARC II processor microarchitecture is designed to provide up to 4-way glueless multiprocessing support
|
Original
|
64-bit
64-way
PBN-0140-01
6803 microprocessor
Sun UltraSparc
ultrasparc 3
SUN MICROELECTRONICS
register file
UltraSPARC ii
memory bandwidth
|
PDF
|
sme2411
Abstract: No abstract text available
Text: Preliminary SME2411 July 1997 UltraSPARC -IIi APB DATA SHEET Advanced PCI Bridge, 66-MHz-Primary-to-33-MHz-Secondary FUNCTIONAL DESCRIPTION The Advanced PCI Bridge APBTM , SME2411, is a PCI-to-PCI bridge chip that is compatible with version 2.1 of the PCI Local Bus Specification [1]. The APB features a connection path between a 32-bit bus running at speeds
|
Original
|
SME2411
66-MHz-Primary-to-33-MHz-Secondary
SME2411,
32-bit
32-bit,
66-MHz-Primary-to-33-MHz-Secondary
sme2411
|
PDF
|
Z2 150 1AK
Abstract: Sun UltraSparc T2 UltraSPARC ii AJ17A
Text: S P A R C Business T e c h rd o g y May 1995 U DATA SHEET I t r a S P A R C - l High-Performance 64 Bit RISC Processor Introduction The STP1030, UltraSPARC-!, is a high-performance, highly-integrated superscalar processor imple menting the SPARC V9 64-bit RISC architecture. The STP1030 is capable of sustaining the execution
|
OCR Scan
|
STP1030,
64-bit
STP1030
Z2 150 1AK
Sun UltraSparc T2
UltraSPARC ii
AJ17A
|
PDF
|
SPARC v9 architecture BLOCK DIAGRAM
Abstract: UltraSPARC ii sparc sparc v7 STP1031LGA Sinak h30
Text: STP1031 July 1997 UltraSPARC -II DATA SHEET Second Generation SPARC v9 64-Bit Microprocessor With VIS DESCRIPTION The STP1031, UltraSPARC–II, is a high-performance, highly-integrated superscalar processor implementing the SPARC-V9 64-bit RISC architecture. The STP1031 is capable of sustaining the execution of up to four
|
Original
|
STP1031
64-Bit
STP1031,
STP1031
STP1031LGA
SPARC v9 architecture BLOCK DIAGRAM
UltraSPARC ii
sparc
sparc v7
STP1031LGA
Sinak h30
|
PDF
|
MCE-100
Abstract: ULTRASPARC-II stp1081 Sun UltraSparc MC100LVE111 MC100LVE210 STP5212UPA-300 SPARC v9 architecture BLOCK DIAGRAM Motherboard socket 754 BGA 328
Text: STP5212 July 1997 UltraSPARC -II CPU Module DATA SHEET Complete 296 MHz CPU, 2.0 MB E-Cache, UDB-II DESCRIPTION The UltraSPARC-II module is a high performance, SPARC V9 compliant, small form factor processor module. It interfaces to the UltraSPARC Port Architecture UPA interconnect bus.
|
Original
|
STP5212
MC100LVE210
STP5212UPA-300
296MHz
100MHz
STP1031)
STP1081)
MCE-100
ULTRASPARC-II
stp1081
Sun UltraSparc
MC100LVE111
STP5212UPA-300
SPARC v9 architecture BLOCK DIAGRAM
Motherboard socket 754
BGA 328
|
PDF
|
STP2003QFP
Abstract: Sun Ultra AX Sun Ultra 5 CONNECTOR HEADER 20 PIN MAIL pci connector 124 pin "ISP" server SEUAX-1167-0 462 motherboard
Text: S un M ic ro electro nics July 1997 SPARCengine Ultra™AX DATA SHEET Ultra AX Net Engine D e s c r ip t io n The Ultra AX Net Engine combines the Sun UltraSPARC microprocessor, network software and PC hardware components to provide for a broad range of Internet and intranet server applications. The Ultra AX Net
|
OCR Scan
|
SEUAX-1167-0
SEUAX-12501-0
SEUAXE-12501-0
SEKIT-AX167-SIS10-M
SEKIT-AX167-UIS10-M
SEKIT-AX167-SEC10-M
167MHz
250MHz
STP2003QFP
Sun Ultra AX
Sun Ultra 5
CONNECTOR HEADER 20 PIN MAIL
pci connector 124 pin
"ISP" server
462 motherboard
|
PDF
|
diode marking code e26
Abstract: PIN DIAGRAM of IC AD 524 ultrasparc
Text: S un M ic r o e l e c t r o n ic s July 1997 U2P DATA SHEET UPA to PCI Interface D e s c r ip t io n The U2P * chip is the primary connection on an UltraSPARC CPU board between the UPA System Bus including UltraSPARC Processors and Memory and a PCI based I/O Subsystem. Its major functions are
|
OCR Scan
|
|
PDF
|