marking d432
Abstract: No abstract text available
Text: ADVANCE M T8LD432 X (S), M T16LD832(X)(S) 4 MEG. 8 MEG x 32 DRAM M OD ULE jU IIC R O N 4 MEG, 8 MEG x 32 DRAM MODULE 16, 32 MEGABYTE, 3.3V, OPTIONAL SELF REFRESH, FAST PAGE OR EDO PAGE MODE FEATURES PIN ASSIGNMENT (Front View) 72-Pin SIMM • JEDEC-standard pinout in a 72-pin single-in-line
|
OCR Scan
|
PDF
|
T8LD432
T16LD832
72-pin
048-cycle
128ms
MT8LD432
MT16L0832
marking d432
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY M T8LD 432 S , M T16LD 832(S ) 4 MEG, 8 MEG X 32 DRAM M O D ULE I 4 MEG, 8 MEG X 32 DRAM MODULE 3.3V 16, 32 MEGABYTES OPTIONAL SELF REFRESH FEATURES PIN ASSIGNMENT (Top View) OPTIONS 72-Pin SIMM (DE-19) 4 Meg x 32 (DE-11) 8 Meg x 32 MT16D832M/G S
|
OCR Scan
|
PDF
|
T16LD
72-pin
048-cycle
048cycle
128ms
A0-A10
MT6LD432IS)
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY M ir a n M T8LD432 S , MT16LD832(S) DRAM MODULE 4 MEG g M EG x 3 2 4 MEG, 8 MEG x 32 3.3V 16, 32 MEGABYTES OPTIONAL SELF REFRESH FEATURES • Industry-standard pinout in a 72-pin single-in-line package • High-performance CMOS silicon-gate process
|
OCR Scan
|
PDF
|
MT8LD432
MT16LD832
72-pin
048-cycle
048cycle
128ms
0Q11S01
A0-A10
|