Arcol wirewound resistor
Abstract: TI002 Arcol HS50 NHS300 HS75 1K F hs50 100 1 TI005 TI006 HS300 ARCOL 19K36
Text: HEATSINK RANGE TECHNICAL INFORMATION LAST REVISED 01 NOV 2001 CONTENTS Critical Resistance TI002 Critical Resistance TI005 Critical Voltage TI002 Definition of Terms TI005 Derating Curve HS TI007 Electromagnetic Compatibility (EMC) TI009 Heatsink Selection
|
Original
|
TI002
TI005
TI007
TI009
TI001
TI003
TI006
Arcol wirewound resistor
TI002
Arcol HS50
NHS300
HS75 1K F
hs50 100 1
TI005
TI006
HS300 ARCOL
19K36
|
PDF
|
74AC11533
Abstract: 123D20
Text: *»4AP11*511 744011*511 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS TI0085— D2957, JULY 1987— REVISED JAN U AR Y 1990 54AC11533 . . . JT PACKAGE 74AC11533 . . . DW OR NT PACKAGE • 8-Latches in a Single Package • 3-State Bus-Driving Inverting Outputs
|
OCR Scan
|
4AP11
TI0085--
D2957,
500-mA
300-mil
54AC11533
74AC11533
74AC11533
123D20
|
PDF
|
Untitled
Abstract: No abstract text available
Text: t 31E O' TEXAS INSTR LOGIC 3 ^ 1 7 2 3 QQflfl^Qb 3 BITII3 54ACT11533, 74ACT11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS T 'M - C e ’ O 1 ~ 11 TI0086— D2957, JU LY 1987— REVISED MARCH 1990 S4ACT11533 . . . JT PACKAGE 74ACT11533 . . . DW OR NT PACKAGE
|
OCR Scan
|
54ACT11533,
74ACT11533
TI0086â
D2957,
S4ACT11533
500-m
|
PDF
|
54ACT11534
Abstract: 74ACT11534 D2957 ACT11374
Text: 54ACT11534, 74ACT11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS TI0088— D 2957, JULY 1987— REVISED M ARCH 1990 5 4 A C T 11 5 34 . . . J T P A C K A G E 7 4 A C T 11534 . . . D W O R N T P A C K A G E Inputs are TTL-Voltage Compatible
|
OCR Scan
|
54ACT11534,
74ACT11534
TI0088â
D2957,
500-mA
300-mil
54ACT11534
D2957
ACT11374
|
PDF
|
54ACT11533
Abstract: 74ACT11533 ACT11373 D2957 TI008 624bd
Text: 54ACT11533, 74ACT11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS TI0086— 02957, JULY 1907— REVISED MARCH 1990 • Inputs are TTL-Voltage Compatible 54ACT11533 . . . JT PACKAGE 74ACT11533 . . . DW OR NT PACKAGE • 8-Latches in a Single Package
|
OCR Scan
|
54ACT11533,
74ACT11533
TI0086â
500-mA
300-mil
54act11s33
54ACT11533
74ACT11533
ACT11373
D2957
TI008
624bd
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 54A C T 11520, 74ACT11520 8-BIT IDENTITY COMPARATORS TI0082—D2957, JULY 1987— REVISED MARCH 1990 Inputs are TTL-Voltage Compatible 54ACT11520 . . . J PACKAGE 74ACT11520 . . . DW OR N PACKAGE Compares Two 8-Bit Words Center-Pin Vq c and GND Configurations to
|
OCR Scan
|
74ACT11520
TI0082--D2957,
500-mA
300-mil
54ACT11520
74ACT11520
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 54AC11620, 74AC11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS TI0089—02957, JULY 1987— REVISED MARCH 1990 54AC11620 . . JT PACKAGE 74AC11620 . DW OR NT PACKAGE Flow-Through Architecture to Optimize PCB Layout 1 A2 C 2 23 □ B1 A3C 3 4 21 ] B 3 GND C
|
OCR Scan
|
54AC11620,
74AC11620
TI0089â
54AC11620
500-mA
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 54ACT11521, 74ACT11521 8-BIT IDENTITY COMPARATORS TI0084—D2957, JULY 1987—REVISED MARCH 1990 Inputs are TTL-Voltage Compatible 5 4 A C T 1 1521 . . . J P ACKA G E 7 4A C T11 5 21 . . . D W O R N P ACKA G E Compares Two 8-Bit Words TO P V IE W Flow-Through Architecture to Optimize PCB
|
OCR Scan
|
54ACT11521,
74ACT11521
TI0084--D2957,
1987--REVISED
500-mA
300-mll
TI0084--
D2957,
|
PDF
|
54ACT11521
Abstract: 74ACT11521 D2957 TI0084
Text: 54ACT11521, 74ACT11521 8-BIT IDENTITY COMPARATORS TI0084— D2957, JULY 1987— R EVISED MARCH 1990 54ACT11521 . . . J PACKAGE 74ACT11521 . . . DW OR N PACKAGE Inputs are TTL-Voltage Compatible Compares Two 8-Bit Words TOP VIEW Flow-Through Architecture to Optimize PCB
|
OCR Scan
|
54ACT11521,
74ACT
TI0084â
D2957,
500-mA
300-mil
54ACT11521
74ACT11521
D2957
TI0084
|
PDF
|
sdmat
Abstract: 54ACT11520 74ACT11520 D2957
Text: 54ACT11520, 74ACT11520 8-BIT IDENTITY COMPARATORS TI0082— D2957, JULY 1907—REVISED MARCH 1990 • 54ACT11520 . . - J PACKAGE 74ACT11520 . . . DW OR N PACKAGE Inputs are TTL-Voltage Compatible • Compares Two 8-Bit Words • TOP VIEW Flow-Through Architecture to Optimize PCB
|
OCR Scan
|
54ACT11520,
74ACT11520
TI0082â
D2957,
500-mA
300-mil
sdmat
54ACT11520
74ACT11520
D2957
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3iE j> ' m TEXAS INSTR LOGIC flcibi?s3 ooaaai? b • i t i i s 54ACT11521, 74ACT11521 8-BIT IDENTITY COMPARATORS TI0084—D2957, JULY 1987— REVISED MARCH 1990 54ACT11521 . . . J PA C K A G E 74ACT11521 . . . OW OH N PA CK A G E Inputs are TTL-Voltage Compatible
|
OCR Scan
|
54ACT11521,
74ACT11521
TI0084â
D2957,
54ACT11521
500-mA
T100B4â
|
PDF
|
ac11373
Abstract: 74AC11533 54AC11533 74AC D2957 TI008 2dzl
Text: 54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS TI0085— D2957, JULY 1967— REVISED JANÜAHY 1990 54AC11533 . . . JT PACKAGE 74AC 11533 . . . DW OR NT PACKAGE 8-Lalches in a Single Package 3-State Bus-Driving Inverting Outputs
|
OCR Scan
|
54AC11533,
TI0085â
D2957,
300-mil
54ac11533
ac11373
74AC11533
54AC11533
74AC
D2957
TI008
2dzl
|
PDF
|
74AC11374
Abstract: D2957 TI0080-D2957
Text: 54AC11374, 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS TI0080— D2957, JU LY 1987— REVISED M ARCH 1990 54AC11374 . . . JT PACKAGE 74AC11374 . . . DW OR NT PACKAGE 8 D-Type Flip-Flops in a Single Package 3-State Bus-Driving True Outputs
|
OCR Scan
|
54AC11374,
74AC11374
TI0080â
D2957,
500-mA
300-mil
54ac11374
74ac11374
D2957
TI0080-D2957
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 54AC11620, 74AC11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS TI0089— D 2957, JULY 1987— REVISED MARCH 1990 • Flow-Through Architecture to Optimize PCB Layout 54AC11620 . . . JT PACKAGE 74AC11620 . . . DW OR NT PACKAGE TOP VIEW • Center-Pin V c c and GND Configurations to
|
OCR Scan
|
54AC11620,
74AC11620
TI0089--
500-mA
300-mil
54AC11620
74AC11620
|
PDF
|
|
ACT11374
Abstract: 74ACT11374
Text: 54ACT11374, 74ACT11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS TI0081— D2957, JULY 1987— R EVISED M ARC H 1990 Inputs are TTL-Voltage Compatible 54ACT11374 . . . JT PACKAGE 74ACT11374 . . . DW OR NT PACKAGE 6 D-Type Flip-Flops in a Single Package
|
OCR Scan
|
54ACT11374,
74ACT11374
t10081â
d2957,
500-mA
300-mil
54ACT11374
74ACT11374
ACT11374
|
PDF
|
54AC11620
Abstract: 74AC 74AC11620 D2957
Text: 54AC 11620, 74AC11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS TI0089— 0 2 9 5 7 , JULY 1987— REVISED M ARCH 1990 Flow-Through Architecture to Optimize PCB Layout 54AC11620 . . . JT PACKAGE 74AC11620 . . . DW OR NT PACKAGE TOP VIEW Center-Pin V cc and GND Configurations to
|
OCR Scan
|
74AC11620
TI0089â
500-mA
300-mil
54AC11620
74AC
74AC11620
D2957
|
PDF
|
54AC11534
Abstract: 74AC11534 D2957
Text: 54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS TI0087—D2957, JULY 1987—REVISED MARCH 1990 5 4A C 11 5 34 . . . J T P A C K A G E 74A C 11534 . . . D W O R N T PACKAGE 8 D -T ype Flip-Flops in a Single Package 3-S tate Bus Driving Inverting Outputs
|
OCR Scan
|
54AC11534,
74AC11534
TI0087â
D2957,
500-mA
300-mil
54AC11534
D2957
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS T10087—D2957, JULY 1987—REVISED MARCH 1890 • 8 D-Type Flip-Flops in a Single Package 5 4 A C 11 5 34 . . . J T P ACKA G E 7 4 A C 11 5 34 . . . D W O R N T P ACKA G E • 3-State Bus Driving Inverting Outputs
|
OCR Scan
|
54AC11534,
74AC11534
T10087--D2957,
1987--REVISED
500-mA
300-mll
|
PDF
|
ACT11374
Abstract: No abstract text available
Text: 54ACT11534, 74ACT11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS TI00B8—02957, JULY 1967—REVISED MARCH 1990 • Inputs are TTL-Voltage Compatible 5 4 A C T 1 1534 . . . J T P ACKA G E 7 4 A C T 1 1534 . . . D W O R N T P ACKA G E • 8 D-Type Flip-Flops in a Single Package
|
OCR Scan
|
54ACT11534,
74ACT11534
TI00B8--02957,
1967--REVISED
500-mA
300-mil
ACT11374
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 54ACT11238, 74ACT11238 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS TI0069— D3185, NOVEMBER 1988—REVISED MARCH 19 Inputs are TTL-Voltage Compatible 54ACT11238 . . . J PACKAGE 74ACT11238 . . . D OR N PACKAGE Designed Specifically for High-Speed Memory Decoders and Data Transmission
|
OCR Scan
|
54ACT11238,
74ACT11238
TI0069--
D3185,
1988--REVISED
ACT11138
500-mA
300-mil
54ACT11238
T11238
|
PDF
|
54AC11534
Abstract: 74AC11534 D2957
Text: TEXAS INSTR LOGIC 3 1E D STblTSB □QAa'ìll 7 54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS T100a7—02957, JULY 1987—REVISED MARCH 1990 - t - 4 U- o ~h i • 8 D-Type Flip-Flops In a Single Package 54AC11534 . . JT PACKAGE
|
OCR Scan
|
54AC11534,
74AC11534
D29S7.
500-mA
300-mil
54AC11534
D2957
|
PDF
|
74AC11533
Abstract: No abstract text available
Text: 31E D TEXAS INSTR LOGIC M ARblTHB aOfifiTO M BITII3 54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS T 'H f e - 'O ’V l l T10C85— D2957, JULY 1987— REVISED JANUARY 1990 54AC11533 . . . J T PACKAGE 74AC11533 . . . DW OR N T PACKAGE
|
OCR Scan
|
54AC11533,
74AC11533
T10C85â
D2957,
54AC11533
74AC11533
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 31E D TEXAS INSTR LOGIC a ^ b i 7 E3 ooaaTib b b t i i s 54ACT11534f 74ACT11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS T - U L - m - 11 WITH 3-STATE OUTPUTS “ • 11 TI0Q88— D2957, JULY 1987— REVISED MARCH 1990 54ACT11534 . . . JT PACKAGE 74ACT11534 . . . DW OR NT PACKAGE
|
OCR Scan
|
54ACT11534f
74ACT11534
TI0Q88â
D2957,
54ACT11534
500-mA
|
PDF
|
2SC144
Abstract: 2SD466 2sc5266
Text: • t o M f i i t i ' i - i a ’f m m»mm s&<D?ay#miz w z y y - i - y p m u / ®>7 I V -E7 - 7 V U ' I / 'A w J V Z S T J - / K S 6 3 6 9 * > U - X T258-OMI # ® l|£ f tt» H # 5 5 a i TEL.5465 89 2825 FAX,5465(89)2826 ffxX * i t * «* • s •s* * *
|
OCR Scan
|
T258-OMI
FAX06
2SC144
2SD466
2sc5266
|
PDF
|