WED2ZLRSP01S50BC Search Results

WED2ZLRSP01S50BC Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
WED2ZLRSP01S50BC		White Electronic Designs	512k x 32/256k x 32 Dual Array Synchronous Popeline Burst NBL SRAM		Original	PDF

WED2ZLRSP01S50BC Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
WED2ZLRSP01S Abstract: WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S38BI WED2ZLRSP01S42BC WED2ZLRSP01S50BC aadr Text: WED2ZLRSP01S 512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM FEATURES n n n n n n n DESCRIPTION Fast clock speed: 166, 150, 133, and 100MHz The WED2ZLRSP01S, Dual Independent Array, NBL-SSRAM device employs high-speed, Low-Power CMOS silicon and	Original	WED2ZLRSP01S 32/256K 100MHz WED2ZLRSP01S, s2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC WED2ZLRSP01S50BC WED2ZLRSP01S38BI WED2ZLRSP01S42BI WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S38BI WED2ZLRSP01S42BC WED2ZLRSP01S50BC aadr	PDF
ABWD Abstract: AADV WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC ABWc Text: White Electronic Designs WED2ZLRSP01S 512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM FEATURES DESCRIPTION The WED2ZLRSP01S, Dual Independent Array, NBLSSRAM device employs high-speed, Low-Power CMOS silicon and is fabricated using an advanced CMOS process.	Original	WED2ZLRSP01S 32/256K WED2ZLRSP01S, 100MHz The2ZLRSP01S50BC WED2ZLRSP01S38BI WED2ZLRSP01S42BI WED2ZLRSP01S50BI ABWD AADV WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC ABWc	PDF
WED2ZLRSP01S Abstract: WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC Text: White Electronic Designs WED2ZLRSP01S 512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM FEATURES DESCRIPTION The WED2ZLRSP01S, Dual Independent Array, NBLSSRAM device employs high-speed, Low-Power CMOS silicon and is fabricated using an advanced CMOS process.	Original	WED2ZLRSP01S 32/256K WED2ZLRSP01S, 100MHz TheSP01S50BC WED2ZLRSP01S38BI WED2ZLRSP01S42BI WED2ZLRSP01S50BI WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC	PDF

Catalog Datasheet

MFG & Type

Document Tags

PDF

WED2ZLRSP01S

Abstract: WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S38BI WED2ZLRSP01S42BC WED2ZLRSP01S50BC aadr
Text: WED2ZLRSP01S 512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM FEATURES n n n n n n n DESCRIPTION Fast clock speed: 166, 150, 133, and 100MHz The WED2ZLRSP01S, Dual Independent Array, NBL-SSRAM device employs high-speed, Low-Power CMOS silicon and

Original

WED2ZLRSP01S 32/256K 100MHz WED2ZLRSP01S, s2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC WED2ZLRSP01S50BC WED2ZLRSP01S38BI WED2ZLRSP01S42BI WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S38BI WED2ZLRSP01S42BC WED2ZLRSP01S50BC aadr

PDF

ABWD

Abstract: AADV WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC ABWc
Text: White Electronic Designs WED2ZLRSP01S 512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM FEATURES DESCRIPTION The WED2ZLRSP01S, Dual Independent Array, NBLSSRAM device employs high-speed, Low-Power CMOS silicon and is fabricated using an advanced CMOS process.

Original

WED2ZLRSP01S 32/256K WED2ZLRSP01S, 100MHz The2ZLRSP01S50BC WED2ZLRSP01S38BI WED2ZLRSP01S42BI WED2ZLRSP01S50BI ABWD AADV WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC ABWc

PDF

WED2ZLRSP01S

Abstract: WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC
Text: White Electronic Designs WED2ZLRSP01S 512K x 32/256K x 32 Dual Array Synchronous Pipeline Burst NBL SRAM FEATURES DESCRIPTION The WED2ZLRSP01S, Dual Independent Array, NBLSSRAM device employs high-speed, Low-Power CMOS silicon and is fabricated using an advanced CMOS process.

Original

WED2ZLRSP01S 32/256K WED2ZLRSP01S, 100MHz TheSP01S50BC WED2ZLRSP01S38BI WED2ZLRSP01S42BI WED2ZLRSP01S50BI WED2ZLRSP01S WED2ZLRSP01S35BC WED2ZLRSP01S38BC WED2ZLRSP01S42BC

PDF