XC2VP50 Search Results

XC2VP50 Price and Stock

Filter by Manufacturer


AMD XC2VP50-5FF1148C IC FPGA 812 I/O 1148FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP50-5FF1148C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP50-5FF1517C IC FPGA 852 I/O 1517FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP50-5FF1517C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP50-6FF1152I IC FPGA 692 I/O 1152FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP50-6FF1152I	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP50-5FF1152C IC FPGA 692 I/O 1152FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP50-5FF1152C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2VP50-7FF1152C IC FPGA 692 I/O 1152FCBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2VP50-7FF1152C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now

Find more XC2VP50 price and stock on Findchips.com

XC2VP50 Datasheets (71)

Part	Manufacturer	Description	Datasheet Type	PDF
XC2VP50-5FF1148C	Xilinx	43632 Logic Cells 12 Rocket IOs 2 Power	Original	PDF
XC2VP50-5FF1148I	Xilinx	53136 Logic Cells 16 Rocket IOs 2 Power	Original	PDF
XC2VP50-5FF1148I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 812 I/O 1148FBGA	Original	PDF
XC2VP50-5FF1152C	Xilinx	53136 Logic Cells 16 Rocket IOs 2 Power	Original	PDF
XC2VP50-5FF1152I	Xilinx	53136 Logic Cells 16 Rocket IOs 2 Power	Original	PDF
XC2VP50-5FF1152I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 692 I/O 1152FCBGA	Original	PDF
XC2VP50-5FF1517C	Xilinx	53136 Logic Cells 16 Rocket IOs 2 Power	Original	PDF
XC2VP50-5FF1517I	Xilinx	53136 Logic Cells 16 Rocket IOs 2 Power	Original	PDF
XC2VP50-5FF1517I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 852 I/O 1517FCBGA	Original	PDF
XC2VP50-5FFG1148C	Xilinx	XC2VP50-5FFG1148C	Original	PDF
XC2VP50-5FFG1148C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 812 I/O 1148FBGA	Original	PDF
XC2VP50-5FFG1148I	Xilinx	XC2VP50-5FFG1148I	Original	PDF
XC2VP50-5FFG1148I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 812 I/O 1148FBGA	Original	PDF
XC2VP50-5FFG1152C	Xilinx	XC2VP50-5FFG1152C	Original	PDF

XC2VP50-5FFG1152C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 692 I/O 1152FCBGA	Original	PDF
XC2VP50-5FFG1152I	Xilinx	XC2VP50-5FFG1152I	Original	PDF
XC2VP50-5FFG1152I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 692 I/O 1152FCBGA	Original	PDF
XC2VP50-5FFG1517C	Xilinx	XC2VP50-5FFG1517C	Original	PDF
XC2VP50-5FFG1517C	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 852 I/O 1517FCBGA	Original	PDF
XC2VP50-5FFG1517I	Xilinx	XC2VP50-5FFG1517I	Original	PDF

XC2VP50 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
SPARTAN XC2S50 Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed	Original	XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A	PDF
BLVDS-25 Abstract: LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000 Text: Xilinx Virtex-II Series FPGAs and RocketPHY Physical Layer Transceivers Transceiver Blocks 992 88 120 200 264 432 528 624 720 912 1104 1108 Chip Scale Packages CS – wire-bond chip-scale BGA (0.8 mm ball spacing) 144 8 88 92 FF896 92 8 FF1152 BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)	Original	FF896 FF1152 FF11486 10Gbps BLVDS-25 LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000	PDF
XAPP662 Abstract: PPC405 XAPP138 XAPP660 XAPP661 XC2VP20 FF1152 FF672 Virtex-II Platform FPGA Complete All Four Module verilog code of prbs pattern generator Text: Application Note: Virtex-II Pro Family R XAPP662 v1.1 July 3, 2003 Summary In-Circuit Partial Reconfiguration of RocketIO Attributes Author: Vince Eck, Punit Kalra, Rick LeBlanc, and Jim McManus This application note describes in-circuit partial reconfiguration of RocketIO transceiver	Original	XAPP662 PPC405) XAPP661: pdf/ug024 pdf/ug012 XAPP662 PPC405 XAPP138 XAPP660 XAPP661 XC2VP20 FF1152 FF672 Virtex-II Platform FPGA Complete All Four Module verilog code of prbs pattern generator	PDF
Untitled Abstract: No abstract text available Text: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded	Original	DS083-1 18-bit FF1148) FF1517) FF1696) DS083-4	PDF
LM3874-Adj Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746 Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源管理解決方案 . . 3-19 適用於 FPGA 的高速接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23	Original	OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746	PDF
XAPP759 Abstract: verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264 Text: Application Note: Virtex-II Pro Family R Configurable Physical Coding Sublayer Author: Dai Huang, Jack Lo, and Shalin Sheth XAPP759 v1.1 March 4, 2005 Summary This application note describes a Configurable Physical Coding Sublayer (CPCS) reference design that extends the functionality of the Xilinx RocketIO multi-gigabit transceiver (MGT)	Original	XAPP759 XAPP662: com/bvdocs/appnotes/xapp662 XAPP672: com/bvdocs/appnotes/xapp672 DS083: com/bvdocs/publications/ds083 ML321 XAPP759 verilog code for fibre channel 1000BASE-X PPC405 Virtex-II Pro and Virtex-II Pro X Platform FPGAs Xuint32 CPCS BOARD POWER SUPPLY ML323 1000base-x xilinx DS264	PDF
2VP4-FG456 Abstract: Reconfiguration JTGC405TCK JTGC405TDI JTGC405TMS PPC405 XAPP660 XC2VP20 XC2VP30 XC2VP40 Text: Application Note: Virtex-II Pro Family R XAPP660 v2.2 February 4, 2004 Dynamic Reconfiguration of RocketIO MGT Attributes Author: Derek R. Curd Summary This application note describes a pre-engineered design module for Virtex-II Pro devices that enables dynamic reconfiguration of RocketIO™ Multi-Gigabit Transceiver (MGT) attributes.	Original	XAPP660 XC2VP70 2VP4-FG456 Reconfiguration JTGC405TCK JTGC405TDI JTGC405TMS PPC405 XAPP660 XC2VP20 XC2VP30 XC2VP40	PDF
Untitled Abstract: No abstract text available Text: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.3 November 20, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded	Original	DS083-1 18-bit DS083-4	PDF
XC6SLX45-CSG324 Abstract: XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676 Text: 64-Bit Initiator/Target v3 & v4 for PCI DS205 December 2, 2009 Product Specification v3.167 & v4.10 Features Core Facts • Fully compliant 64-bit, 66/33 MHz LogiCORE IP Initiator/Target core for PCI Resource Utilization 1 v4 Core v3 Core • Customizable, programmable, single-chip solution	Original	64-Bit DS205 64-bit, XC6SLX45-CSG324 XC6SLX16-CSG324 XC6SLX45-CSG484 XC3SD3400AFG676 XC6SLX9-FTG256 XC6SLX45t-fgg484 XC6SLX16-CSG324-2C XC6SLX16-FTG256 XC6SLX45-FGG484 xc3s1400afg676	PDF
XC4VLX25-FF668-10C Abstract: XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C Text: Initiator/Target v5 & v6 for PCI-X DS208 April 24, 2009 Product Specification v5.166 & v6.8 Features Core Facts v6 PCI64/33 Mode Only • Fully verified design tested with Xilinx proprietary test bench and hardware LUTs 1748 1469 2310 1868 Slice Flip Flops	Original	DS208 PCI64/33 XC4VLX25-FF668-10C XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C	PDF
LM3874-Adj Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400 Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25	Original	O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400	PDF
4x4 unsigned multiplier VERILOG coding Abstract: vhdl code for lvds driver 32x32 multiplier verilog code MULT18X18 12v relay interface with cpld in vhdl verilog/verilog code for lvds driver 80C31 instruction set vhdl code for 18x18 unSIGNED MULTIPLIER vhdl pulse interval encoder book national semiconductor Text: R Chapter 2 Design Considerations Summary This chapter covers the following topics: • • • • • • • • • • • • • • • • • Rocket I/O Transceiver Processor Block Global Clock Networks Digital Clock Managers DCMs Block SelectRAM Memory	Original	UG012 4x4 unsigned multiplier VERILOG coding vhdl code for lvds driver 32x32 multiplier verilog code MULT18X18 12v relay interface with cpld in vhdl verilog/verilog code for lvds driver 80C31 instruction set vhdl code for 18x18 unSIGNED MULTIPLIER vhdl pulse interval encoder book national semiconductor	PDF
verilog code for multiplexer 16 to 1 Abstract: vhdl code direct digital synthesizer vhdl code for DCM Text: R Chapter 2: Design Considerations output output output C405RSTCHIPRESETREQ; C405RSTCORERESETREQ; C405RSTSYSRESETREQ; // Interrupt Interface input EICC405CRITINPUTIRQ; input EICC405EXTINPUTIRQ; // CPU Control Interface input TIEC405DETERMINISTICMULT; input	Original	C405RSTCHIPRESETREQ; C405RSTCORERESETREQ; C405RSTSYSRESETREQ; EICC405CRITINPUTIRQ; EICC405EXTINPUTIRQ; TIEC405DETERMINISTICMULT; TIEC405DISOPERANDFWD; TIEC405MMUEN; C405XXXMACHINECHECK; UG012 verilog code for multiplexer 16 to 1 vhdl code direct digital synthesizer vhdl code for DCM	PDF
PC44 Abstract: SO20 VQ44 XC17V00 XC18V00 XC2VP20 XC2VP30 XC2VP40 Text: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v5.0 April 5, 2004 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for	Original	XC18V00 DS026 XC18V04 XC18V02, XC18V01 XC18V512, PC44 SO20 VQ44 XC17V00 XC2VP20 XC2VP30 XC2VP40	PDF

South Bridge ALI M1535 Abstract: XC2VP30-FF896 Xilinx XC2VP30-FF896 ali m1535 M1535 ALi M1535D XC2VP30FF896 M1535D manual ALi M1535D us power supply atx 250w schematic Text: ML310 User Guide Virtex-II Pro Embedded Development Platform UG068 v1.1.5 February 1, 2007 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,	Original	ML310 UG068 South Bridge ALI M1535 XC2VP30-FF896 Xilinx XC2VP30-FF896 ali m1535 M1535 ALi M1535D XC2VP30FF896 M1535D manual ALi M1535D us power supply atx 250w schematic	PDF
AB38R Abstract: tag l9 225 400 XC2VP20 XC2VP50 Text: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.0 June 13, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-performance Platform FPGA solution including - Up to twenty-four Rocket I/O™ embedded multi-gigabit transceiver blocks (based on	Original	DS083-1 18-bit and255-7778 DS083-4 AB38R tag l9 225 400 XC2VP20 XC2VP50	PDF
xc2vp1257 Abstract: 2VP125 XC2VP70 FF1704 FG456 2vp12 XC2VP50 Text: Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.2 September 27, 2002 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four Rocket I/O™ embedded	Original	DS083-1 18-bit XC2VP30, FF1152 DS083-4 xc2vp1257 2VP125 XC2VP70 FF1704 FG456 2vp12 XC2VP50	PDF
XCF04S Abstract: xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb Text: 47 Platform Flash In-System Programmable Configuration PROMs R DS123 v2.13.1 April 3, 2008 Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • ♦ 3.3V Supply Voltage Low-Power Advanced CMOS NOR Flash Process	Original	DS123 XCF04S xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb	PDF
xcf16pfs Abstract: Xilinx XCF04S XCF01S XC2V80 DS026 Text: Platform Flash In-System Programmable Configuration PROMs R DS123 v2.3 May 7, 2004 Preliminary Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • Low-Power Advanced CMOS FLASH Process • Endurance of 20,000 Program/Erase Cycles	Original	DS123 xcf16pfs Xilinx XCF04S XCF01S XC2V80 DS026	PDF
XC3S250E design guide Abstract: csb 485 E2 Text: <BL Blue> R DS123 v2.11 February 1, 2007 Platform Flash In-System Programmable Configuration PROMs Product Specification Features • • In-System Programmable PROMs for Configuration of Xilinx FPGAs ♦ • 3.3V supply voltage Low-Power Advanced CMOS NOR FLASH Process	Original	DS123 LVCMOS25 XC3S250E design guide csb 485 E2	PDF
vhdl code for uart communication Abstract: XC2VP50 Text: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded	Original	DS083-1 18-bit FG676 XC2VP20, XC2VP30, XC2VP40. FF1517 vhdl code for uart communication XC2VP50	PDF
vhdl code for uart communication Abstract: XC2VP50 XC2VP70 FF1704 pinout Text: ` Virtex-II Pro Platform FPGAs: Introduction and Overview R DS083-1 v2.4.1 March 24, 2003 Advance Product Specification Summary of Virtex-II Pro Features • • High-Performance Platform FPGA Solution, Including - Up to twenty-four RocketIO™ embedded	Original	DS083-1 18-bit DS083-4 vhdl code for uart communication XC2VP50 XC2VP70 FF1704 pinout	PDF
xc18v02 Date Marking Abstract: XC18V04 XC18V02 XC18V128 XC18V04VQ44C xilinx SO20 MARKING CODE XC18V01VQ44C XC18V01pc20c marking XC18V01SO20C XC18V00 Text: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v3.10 April 17, 2003 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for	Original	XC18V00 DS026 XC2S400E XC2S600E xc18v02 Date Marking XC18V04 XC18V02 XC18V128 XC18V04VQ44C xilinx SO20 MARKING CODE XC18V01VQ44C XC18V01pc20c marking XC18V01SO20C	PDF
LVDCI25 Abstract: rocket battery 150 XC2VP20 XC2VP50 Text: 6 Virtex-II Pro Platform FPGAs: DC and Switching Characteristics R DS083-3 v1.0 January 31, 2002 Advance Product Specification Virtex-II Pro Electrical Characteristics Virtex-II Pro devices are provided in -8, -7, and -6 speed grades, with -8 having the highest performance.	Original	DS083-3 LVDCI25 rocket battery 150 XC2VP20 XC2VP50	PDF

Privacy Settings

XC2VP50 Search Results

XC2VP50 Price and Stock

AMD XC2VP50-5FF1148C

AMD XC2VP50-5FF1517C

AMD XC2VP50-6FF1152I

AMD XC2VP50-5FF1152C

AMD XC2VP50-7FF1152C

XC2VP50 Datasheets (71)

XC2VP50 Datasheets Context Search

SPARTAN XC2S50

BLVDS-25

XAPP662

Untitled

LM3874-Adj

XAPP759

2VP4-FG456

Untitled

XC6SLX45-CSG324

XC4VLX25-FF668-10C

LM3874-Adj

4x4 unsigned multiplier VERILOG coding

verilog code for multiplexer 16 to 1

PC44

South Bridge ALI M1535

AB38R

xc2vp1257

XCF04S

xcf16pfs

XC3S250E design guide

vhdl code for uart communication

vhdl code for uart communication

xc18v02 Date Marking

LVDCI25