Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XRT94L43 Search Results

    SF Impression Pixel

    XRT94L43 Price and Stock

    MaxLinear Inc XRT94L43IB-SAZ

    Framer OC-12 2.5V/3.3V 516-Pin BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Verical XRT94L43IB-SAZ 20 1
    • 1 $32.64
    • 10 $32.64
    • 100 $32.64
    • 1000 $32.64
    • 10000 $32.64
    Buy Now
    Chip1Stop XRT94L43IB-SAZ 20
    • 1 $137
    • 10 $137
    • 100 $137
    • 1000 $137
    • 10000 $137
    Buy Now

    XRT94L43 Datasheets (6)

    Part ECAD Model Manufacturer Description Curated Type PDF
    XRT94L43 Exar SONET/SDH OC-12 TO 12XDS3/E3 MAPPER Original PDF
    XRT94L43 Exar SONET-SDH STS-12-STM-4 to E3-DS3-STS-1 Mapper-Demapper Original PDF
    XRT94L43A Exar SONET/SDH OC-12 TO 12XDS3/E3 MAPPER Original PDF
    XRT94L43IB Exar Interface - Specialized, Integrated Circuits (ICs), IC MAPPER SONET/SDH OC12 516BGA Original PDF
    XRT94L43IB Exar Mapper, 622.08Mbps, DS3/E3/STS-1 SONET/SDH Mapper Original PDF
    XRT94L43IB-F Exar Interface - Specialized, Integrated Circuits (ICs), IC MAPPER SONET/SDH OC12 516BGA Original PDF

    XRT94L43 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: ABOUT EXAR I PRODUCTS I INDEX I SALES INFO I INFORMATION REQUEST I SEARCH I HELP I SONET/SDH Product Tree Click one of the links below to go to that product page SONET/SDH OC-48 Framer XRT95L51 OC-12 POS/ATM Framer XRT95L34 DS3/E3/STS-1 to OC-12 Mapper XRT94L43


    Original
    PDF OC-48 XRT95L51 OC-12 XRT95L34 XRT94L43 OC-12/STM-4 XRT94L33 XRT8020

    IC E3 F6

    Abstract: GR-253 XRT94L43
    Text: XRT94L43 SONET/SDH OC-12 TO 12XDS3/E3 MAPPER NOVEMBER 2006 GENERAL DESCRIPTION The XRT94L43 is an SDH to PDH physical layer processor with integrated SONET OC-12 and 12 DS3/E3 framing controller. The XRT94L43 contains an integral SONET framer which provides framing


    Original
    PDF XRT94L43 OC-12 12XDS3/E3 XRT94L43 STS-12/STM-4 IC E3 F6 GR-253

    8 pin ic a817

    Abstract: q819 GR-253-CORE XRT94L43 q817 a88 die he no SDH TUG t6270
    Text: XRT94L43FAQ Frequently Asked Questions regarding the XRT94L43 12Channel DS3/E3/STS-1 to STS-12/STM-4 Mapper IC Preliminary August 15, 2006 FREQUENTLY ASKED QUESTIONS REGARDING THE 12-CHANNEL DS3/E3/STS-1 TO STS-12/STM-4 MAPPER IC 1 XRT94L43FAQ Frequently Asked Questions regarding the XRT94L43 12Channel DS3/E3/STS-1 to STS-12/STM-4 Mapper IC


    Original
    PDF XRT94L43FAQ XRT94L43 12Channel STS-12/STM-4 12-CHANNEL 8 pin ic a817 q819 GR-253-CORE q817 a88 die he no SDH TUG t6270

    Untitled

    Abstract: No abstract text available
    Text: I ABOUT EXAR I PRODUCTS I INDEX I SALES INFORMATION I INFORMATION REQUEST I SEARCH I HELP I SONET/SDH Product Selector Guide SONET Products DS3/E3/STS-1 to OC-12 Mapper Part Number XRT94L43 Date Rate Protocols Transceiver Bus I/F System Bus I/F Power Supply


    Original
    PDF OC-12 XRT94L43 OC-48 76MHz 516-PBGA OC-12/STM-4 XRT94L33

    MPC860 jtag

    Abstract: IBM 236 telecom bus
    Text: XRT94L43 SONET/SDH OC-12 TO 12XDS3/E3 MAPPER NOVEMBER 2006 GENERAL DESCRIPTION The XRT94L43 is an SDH to PDH physical layer processor with integrated SONET OC-12 and 12 DS3/E3 framing controller. The XRT94L43 contains an integral SONET framer which provides framing


    Original
    PDF XRT94L43 OC-12 12XDS3/E3 XRT94L43 STS-12/STM-4 inter/STS-12 516-ball MPC860 jtag IBM 236 telecom bus

    Untitled

    Abstract: No abstract text available
    Text: DATA SHEET Communications XRT94L43 SONET/SDH STS-12/STM-4 to E3/DS3/STS-1 Mapper/Demapper Features • Provides SONET frame scrambling and descrambling • Provides STS-1 EC1 mapping/demapping for up to 12 STS-1s • Supports mixing different signal speeds: STS-1 and DSE/E3 and DS3 tributaries


    Original
    PDF XRT94L43 STS-12/STM-4 STS-12/STM-4. bus/STS-12

    G832

    Abstract: GR-253 XRT94L43 sd 832
    Text: xr PRELIMINARY XRT94L43 SONET/SDH STS-12/STM-4 TO E3/DS3/STS-1 MAPPER/DEMAPPER SEPTEMBER 2001 GENERAL DESCRIPTION The XRT94L43 is a highly integrated SONET/SDH terminator designed for E3/DS3/STS-1 mapping/demapping functions from either the STS-12 or STM-4


    Original
    PDF XRT94L43 STS-12/STM-4 XRT94L43 STS-12 STS12 94L43 G832 GR-253 sd 832

    75l00d

    Abstract: No abstract text available
    Text: áç XRT75L00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER NOVEMBER 2003 REV. 1.0.1 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION The XRT75L00D is a single-channel fully integrated Line Interface Unit LIU with Sonet Desynchronizer


    Original
    PDF XRT75L00D XRT75L00D 75l00d

    chn 834

    Abstract: CHN 833 CR69 0X00 GR-253 GR-499-CORE XRT75R12D XRT75R12DIB CHN 703 GR-253 J0 byte length 14
    Text: XRT75R12D TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DECEMBER 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT75R12D is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)


    Original
    PDF XRT75R12D XRT75R12D chn 834 CHN 833 CR69 0X00 GR-253 GR-499-CORE XRT75R12DIB CHN 703 GR-253 J0 byte length 14

    HDB3 CODING DECODING FPGA

    Abstract: chn 834 chn 832 R13C7 CHN 833 GR-253 GR-253-CORE GR-499-CORE XRT75R06D FPGA AMI coding decoding
    Text: áç XRT75R06D SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER DECEMBER 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT75R06D is a six channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless, Redundancy) for E3/


    Original
    PDF XRT75R06D XRT75R06D HDB3 CODING DECODING FPGA chn 834 chn 832 R13C7 CHN 833 GR-253 GR-253-CORE GR-499-CORE FPGA AMI coding decoding

    JA02

    Abstract: ana 608 GR-253 GR-253-CORE GR-499-CORE XRT75L04D XRT75L04DIV chn 347
    Text: áç XRT75L04D FOUR CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER NOVEMBER 2003 GENERAL DESCRIPTION The XRT75L04D is a four-channel fully integrated Line Interface Unit LIU with Sonet Desynchronizer for E3/DS3/STS-1 applications. It incorporates four


    Original
    PDF XRT75L04D XRT75L04D JA02 ana 608 GR-253 GR-253-CORE GR-499-CORE XRT75L04DIV chn 347

    vt6 transistor

    Abstract: X0053 Exar cross X0055 GR-253-CORE XRT86SH328
    Text: XRT86SH328 28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13 AUG 2008 REV. 1.0.1 GENERAL DESCRIPTION The XRT86SH328 is an integrated VT/TU Mapper with 28 port T1/E1 Line Interface Units. The XRT86SH328 contains integrated DS1/E1/J1 Framers for performance monitoring.


    Original
    PDF XRT86SH328 28-CHANNEL XRT86SH328 vt6 transistor X0053 Exar cross X0055 GR-253-CORE

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY XRT86SH328 28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13 AUGUST 2007 GENERAL DESCRIPTION The XRT86SH328 is an integrated VT/TU Mapper with 28 port T1/E1 Line Interface Units. The XRT86SH328 contains integrated DS1/E1/J1 Framers for performance monitoring.


    Original
    PDF XRT86SH328 28-CHANNEL XRT86SH328

    XR2206 application notes

    Abstract: pin diagram of ic xr2206 IC XR2206 XR2206 XR2206 pin details for function generator XR2206 monolithic function generator xr2206 circuit peb1756ae fsk modulation and demodulation using Xr2206 MXP2
    Text: Communications OTN Multi-Service OTN Muxponder/Mapper Ethernet Transport Ethernet over PDH Ethernet over SONET/SDH PDH over SONET/SDH Port Expanders SONET/SDH Multi-Ch/Multi-Rate Framer+Serdes Mappers + Framers Transceivers/CDR PDH E1 LIUs T1/E1/J1 LIUs BITS Solutions


    Original
    PDF acqui010 350MHz XRT8020 XRT85L61 QFN-16 TSSOP-28 XR2206 application notes pin diagram of ic xr2206 IC XR2206 XR2206 XR2206 pin details for function generator XR2206 monolithic function generator xr2206 circuit peb1756ae fsk modulation and demodulation using Xr2206 MXP2

    chn 752

    Abstract: HDB3 CODING DECODING FPGA chn 501 chn 732
    Text: XRT75L06D SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER OCTOBER 2003 REV. 1.0.2 GENERAL DESCRIPTION attenuators can be used for clock smoothing in SONET STS-1 to DS-3 de-mapping. The XRT75L06D is a six channel fully integrated Line


    Original
    PDF XRT75L06D XRT75L06D chn 752 HDB3 CODING DECODING FPGA chn 501 chn 732

    dmo 265 r

    Abstract: No abstract text available
    Text: PRELIMINARY XRT86SH328 28-CHANNEL DS1/E1 FRAMER/LIU WITH DS3 MUX & VT-MAPPER - SONET NOVEMBER 2006 GENERAL DESCRIPTION The XRT86SH328 is an integrated VT/TU Mapper with 28 port T1/E1 Line Interface Units. The XRT86SH328 contains integrated DS1/E1/J1 Framers for performance monitoring.


    Original
    PDF XRT86SH328 28-CHANNEL XRT86SH328 dmo 265 r

    Untitled

    Abstract: No abstract text available
    Text: XRT86SH328 28-CHANNEL SONET/SDH VT MAPPER REGISTER DESCRIPTION WITH M13 MAY 2008 REV. 1.0.0 GENERAL DESCRIPTION The XRT86SH328 is an integrated VT/TU Mapper with 28 port T1/E1 Line Interface Units. The XRT86SH328 contains integrated DS1/E1/J1 Framers for performance monitoring.


    Original
    PDF XRT86SH328 28-CHANNEL XRT86SH328

    chn 720

    Abstract: chn 834 CR170 GR-253 J0 byte length 14
    Text: XRT75R12D TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET APRIL 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT75R12D is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)


    Original
    PDF XRT75R12D XRT75R12D chn 720 chn 834 CR170 GR-253 J0 byte length 14

    GR-253

    Abstract: GR-253-CORE GR-499-CORE XRT75L00D XRT75L00DIV XRT75L03 ANSI T1.105.03B 1997 CI 9821 ST CHN 703 chn 347
    Text: XRT75L00D E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER FEBRUARY 2004 REV. 1.0.2 • On-chip clock synthesizer provides the appropriate GENERAL DESCRIPTION The XRT75L00D is a single-channel fully integrated Line Interface Unit LIU with Sonet Desynchronizer


    Original
    PDF XRT75L00D XRT75L00D GR-253 GR-253-CORE GR-499-CORE XRT75L00DIV XRT75L03 ANSI T1.105.03B 1997 CI 9821 ST CHN 703 chn 347

    Untitled

    Abstract: No abstract text available
    Text: XRT75R12D PRELIMINARY TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER SEPTEMBER 2003 REV. P1.0.0 GENERAL DESCRIPTION The XRT75R12D is a twelve channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless Redundancy)


    Original
    PDF XRT75R12D XRT75R12D XRT75R12Dâ

    chn 751

    Abstract: GR-253 GR-253-CORE GR-499-CORE XRT75R06D XRT75R06DIB chn 622 st WG 253 chn 834 HDB3 CODING DECODING FPGA
    Text: xr XRT75R06D PRELIMINARY SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER JULY 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT75R06D is a six channel fully integrated Line Interface Unit LIU featuring EXAR’s R3 Technology (Reconfigurable, Relayless, Redundancy) for E3/


    Original
    PDF XRT75R06D XRT75R06D chn 751 GR-253 GR-253-CORE GR-499-CORE XRT75R06DIB chn 622 st WG 253 chn 834 HDB3 CODING DECODING FPGA

    GR-253

    Abstract: GR-253-CORE GR-499-CORE XRT75L02D XRT75L03 D6/chn 609
    Text: áç XRT75L02D TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER NOVEMBER 2003 GENERAL DESCRIPTION REV. 1.0.1 • Provides low jitter clock outputs for either DS3,E3 or STS-1 rates. The XRT75L02D is a two-channel fully integrated Line Interface Unit LIU with Sonet Desynchronizer


    Original
    PDF XRT75L02D XRT75L02D GR-253 GR-253-CORE GR-499-CORE XRT75L03 D6/chn 609

    Untitled

    Abstract: No abstract text available
    Text: Hardware Manual, P1.0.1, October 2005 INTEGRATED 28-CHANNEL T1/E1 LIU/FRAMER, VT/TU MAPPER AND M13 MULTIPLEXER XRT86SH328 Network & Transmission Products XRT86SH328 Hardware Manual GENERAL DESCRIPTION 1 GENERAL DESCRIPTION • Supports 21 E1 mapped as Asynchronous VT2 into an


    Original
    PDF 28-CHANNEL XRT86SH328 XRT86SH328

    N30 transformer core

    Abstract: transformer e19 GR-253-CORE XRT86SH328 XRT86SH328IB
    Text: Datasheet, P1.0.1, September 2005 INTEGRATED 28-CHANNEL T1/E1 LIU/FRAMER, VT/TU MAPPER AND M13 MULTIPLEXER XRT86SH328 Network & Transmission Products XRT86SH328 Datasheet GENERAL DESCRIPTION 1 GENERAL DESCRIPTION • Supports 21 E1 mapped as Asynchronous VT2 into an


    Original
    PDF 28-CHANNEL XRT86SH328 TU-12 TU-12/VC-11/ TUG-2/TU-11 TU-12 5/TU-11 VT-2/TU-12 N30 transformer core transformer e19 GR-253-CORE XRT86SH328 XRT86SH328IB