ZIETNET Search Results

ZIETNET Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
intel i960 RISC Abstract: ZN1331 ZIETNET ZEITNET Text: ATM ZIETNET, INC. ZATM EISA Bus ATM Adapter High-Performance • Built-In DMA Bus Mastering Capabilities Reduce CPU Overhead ■ 32-Bit Bus Interface and Burst Mode Capabilities Allow Maximum Transfer Rates For Greater Speed and Efficiency ■ 16 Traffic Shapers Allow For	Original	32-Bit intel i960 RISC ZN1331 ZIETNET ZEITNET	PDF
,vhdl code for implementation of eeprom Abstract: VHDL code for pci ZIETNET vhdl code for memory card Text: Conference Paper A VHDL Design Approach to a Master/Target PCI Interface This paper describes a design approach for implementing a peripheral component interconnect PCI interface that allows for the maximum amount of design flexibility while achieving an actual working solution in a relatively short	Original		PDF

Catalog Datasheet

MFG & Type

Document Tags

PDF

intel i960 RISC

Abstract: ZN1331 ZIETNET ZEITNET
Text: ATM ZIETNET, INC. ZATM EISA Bus ATM Adapter High-Performance • Built-In DMA Bus Mastering Capabilities Reduce CPU Overhead ■ 32-Bit Bus Interface and Burst Mode Capabilities Allow Maximum Transfer Rates For Greater Speed and Efficiency ■ 16 Traffic Shapers Allow For

Original

32-Bit intel i960 RISC ZN1331 ZIETNET ZEITNET

PDF

,vhdl code for implementation of eeprom

Abstract: VHDL code for pci ZIETNET vhdl code for memory card
Text: Conference Paper A VHDL Design Approach to a Master/Target PCI Interface This paper describes a design approach for implementing a peripheral component interconnect PCI interface that allows for the maximum amount of design flexibility while achieving an actual working solution in a relatively short

Original

PDF