This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
SPEAr1340
Dual-core Cortex A9 HMI embedded MPU
Datasheet - preliminary data
Features
CPU subsystem: 2x ARM Cortex A9 cores, up to 600 MHz 32+32 KB L1 caches per core, with parity check