This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Application Note: Virtex-6 FPGAs
SFI-4.1 16-Channel SDR Interface with Bus
Alignment Using Virtex-6 FPGAs
XAPP880 (v1.0) February 10, 2010
Author: Vasu Devunuri
Summary
This application
