DSASW00106150.pdf
-
Altera
-
DesignCon 2008
FPGA I/O Timing Variations Due
to Simultaneous Switching Outputs
Zhe Li, Altera Corporation
ZLI@altera.com, 408- 544-7762
Iliya Zamek, Altera Corporation
izamek@altera.com, 40
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com