DSA00518207.pdf
by PhaseLink
-
PLL620-30
PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)
DIE CONFIGURATION
FEAT... URES
DIE SPECIFICATIONS
N/C
Reserved
Reserved
21
20
19
18
17
N/C
OE
CTRL more
-
Original
-
Unknown
-
Unknown
-
Unknown
-
Find it at Findchips.com
Price & Stock Powered by