A2241
Abstract: 82C691 CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 8kx1 RAM ma897
Text: 1CY 82C6 91 PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features • Supports mixed standard page-mode and EDO DRAMs • Supports the VESA Unified Memory Architecture VUMA • Support for standard 72-bit-wide DRAM banks • Supports non-symmetrical DRAM banks
|
Original
|
CY82C691
72-bit-wide
208-pin
A2241
82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
8kx1 RAM
ma897
|
PDF
|
82C691
Abstract: CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C694 cy82 C691H
Text: PRELIMINARY CY82C691 Pentiumt hyperCachet Chipset System Controller Features DProvides power management support DSupports six banks of DRAM six RAS DIntegrated 8Kx21 tag (direct mapped or DSupports DRAM densities up to 16 Mb DUp to 768 MB main memory Dvariable drive on DRAM address and
|
Original
|
CY82C691
8Kx21
82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C694
cy82
C691H
|
PDF
|
2561b
Abstract: CPU 314 IFM 8kx1 RAM cy17 ALI chipset fast page mode dram controller CY2254ASC-2 CY27C010 CY82C691 CY82C693
Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support for standard 72-bit-wide DRAM banks Supports non-symmetrical DRAM banks
|
OCR Scan
|
CY82C691
8Kx21
2561b
CPU 314 IFM
8kx1 RAM
cy17
ALI chipset
fast page mode dram controller
CY2254ASC-2
CY27C010
CY82C691
CY82C693
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CYPRESS PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Provides control for the cache, system memory, and the PCI bus PCI Bus Rev. 2.1 compliant Supports 3V Pentium™ , AMD K5, and Cyrix 6x86 M1 CPUs Support for WB or W T L1 cache
|
OCR Scan
|
CY82C691
8Kx21
|
PDF
|
8kx1 RAM
Abstract: 82c pci isa tagram
Text: Pentium hyperCache™ Chipset System Controller Featu res Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support fo r standard 72-bit-wide DRAM banks • Provides control fo rth e cache, system memory, and the
|
OCR Scan
|
8Kx21
72-bit-wide
8kx1 RAM
82c pci isa
tagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features • Provides control for the cache, system memory, and the PCI bus • PCI Bus Rev. 2.1 compliant • Supports 3V Pentium™, AMD K5, K6, and Cyrix 6x86 M1 CPUs • Support for WB or WT L1 cache
|
OCR Scan
|
CY82C691
8Kx21
|
PDF
|
CYL7
Abstract: Cyrix 6x86 MX CPU 82c691
Text: PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller •Provides power management support through SMM APM Compliant •Integrated 8Kx21 tag (direct mapped or two-way set associative) •Support for cache sizes up to 1 MB •Supports mixed standard page-mode
|
OCR Scan
|
CY82C691
8Kx21
72-bit-wide
CYL7
Cyrix 6x86 MX CPU
82c691
|
PDF
|